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i
Abstract
This thesis presents a methodology to automatically determine a data memory organisation at compile
time, suitable to exploit data reuse and loop-level parallelization, in order to achieve high performance
and low power design for data-dominated applications. Moore’s Law has enabled more and more het-
erogeneous components integrated on a single chip. However, there are challenges to extract maximum
performance from these hardware resources eﬃciently.
Unlike previous approaches, which mainly focus on making eﬃcient use of computational resources,
our focus is on data memory organisation and input-output bandwidth considerations, which are the
typical stumbling block of existing hardware compilation schemes.
To optimize accesses to large oﬀ-chip memories, an approach is adopted and formalized to identify data
reuse opportunities in local scratch-pad memory. An approach is presented for evaluating diﬀerent
data reuse options in terms of the memory space required by buﬀering reused data and execution time
for loading the data to the local memories. Determining the data reuse design option that consumes
the least power or performs operations quickest with respect to a memory constraint is a NP-hard
problem. In this work, the problem of data reuse exploration for low-power designs is formulated as
a Multiple-Choice Knapsack problem. Together with a proposed power model, the problem is solved
eﬃciently. An integer geometric programming framework is presented for exploring data reuse and
loop-level parallelization within a single step. The objective is to ﬁnd the design that achieves the
shortest execution time for an application.
We describe our approaches based on formal optimization techniques, and present some results from
applying these approaches to several benchmarks that show the advantages of optimizing data memory
organisation and of exposing the interaction between data memory system design and parallelism
extraction to the compiler.
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Chapter 1
Introduction
1.1 Motivation and Objectives
Moore’s Law has enabled the existence of millions of transistors on integrated circuits. This makes
it possible that more and more heterogeneous components are integrated on a single chip and thus
allows larger systems to be implemented on the chip. As a result, the number of small, powerful
and portable electrical devices has surged. However, a real issue from the designers’ perspective is
productivity, i.e. how a designer or a design team can implement complex applications on hardware
by eﬃciently exploiting their resource densities within a shortened design cycle.
A solution is to raise the level of abstraction at which hardware circuits for accelerating a certain
set of applications can be speciﬁed with less detailed hardware information. Several C-like languages
have been developed to take this role, instead of the traditional Hardware Description Language
descriptions. Tasks more related to hardware, such as timing, parallelization, interface, etc., are
shifted to a hardware compiler, which compiles and synthesizes these high level descriptions to generate
hardware circuits. Most existing hardware compilers and compilation methods focus on dealing with
these tasks and making eﬃcient use of computational resources on hardware circuits. The eﬃcient use
of limited on-chip memory to optimize data transfer and storage of applications has not been given
great attention during hardware compilation and synthesis.
The data transfer and storage issue is particularly crucial for data-dominated applications [CdGS98],
such as digital signal processing, multimedia processing and high performance computing. These appli-
cations are characterized by regularly nested loops, a large set of data under operation and predictable
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memory access patterns. A large amount of memory accesses is involved in these applications, and con-
sumes a large proportion of the system power consumption and slows down the system performance.
Therefore, our focus is on data memory organisation and input-output bandwidth considerations,
which are the typical stumbling block of existing hardware compilation schemes and currently are left
to designers to tackle.
The objective of this thesis is thus to address approaches to automatically customize the data memory
subsystem for the data-dominated applications, during hardware compilation of C-like descriptions of
the applications. To reduce the number of accesses to oﬀ-chip memories, data reuse is exploited to
buﬀer repeatedly accessed data in local scratch-pad memories. For each reference to an array stored in
the oﬀ-chip memories there could be multiple options to introduce local buﬀers. Diﬀerent options could
involve diﬀerent number of buﬀers, require diﬀerent local memory space and achieve various reductions
in the oﬀ-chip accesses. Therefore, decisions on which arrays and which elements of the arrays are
buﬀered locally have to be made in order to minimize the oﬀ-chip memory accesses, given local memory
constraints (e.g. implementing a design on a target hardware device). Furthermore, since reused
data are buﬀered in local memories typically with dual-port, if data are distributed across diﬀerent
memory banks, then parallel accesses to these data are possible and thus loop-level parallelization
can be exploited to speed up system performance. However, it is exposed that performing data reuse
and loop-level parallelization optimizations is limited by the local memory resources available and
considering these two optimizations separately may not lead to the optimal designs balancing system
speed, oﬀ-chip accesses and local memory resource utilization.
Therefore, both data reuse and loop-level parallelization are considered in this thesis to be optimization
variables and the decisions on data reuse and loop-level parallelization are made at the same time.
The design space of exploiting data reuse and loop parallelization is automatically explored with the
objective to minimize execution time and power consumption, while meeting the memory resource
constraint. The generated data memory subsystem improves data locality and parallelism, and thus
balances the system power, speed and area (on-chip memory resources).
1.2 Overview
The design ﬂow of the methodology proposed in this thesis is shown in Fig. 1.1. Our objective
is not to propose a new hardware compiler, rather to complement the existing hardware compilers
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Figure 1.1: System design ﬂow of our methodology.
with data memory subsystem optimization. The approaches proposed in this thesis are shown in
shadow and stand as a component of the hardware compiler. This design ﬂow takes imperative codes
written in C-like high level languages as input, and then the codes are preprocessed by a dependence
analysis tool, such as SUIF [HAA+96] which is widely used in existing compilers, to generate data
and control ﬂows. Based on data access pattern and loop parallelizability that are abstracted from
the data ﬂow, the proposed approaches explore the design space of data reuse and loop parallelization
to transform the codes and generate a data memory organisation. This information will be passed
to the hardware compiler and further compilation and synthesis are performed. Finally, the resultant
Register Transaction Level (RTL) description or netlist of a circuit is translated, placed and routed,
and mapped onto hardware.
The contents of this thesis are organised as follows. Chapter 2 describes the context of the work
addressed by this thesis. A brief description of the C-to-gates design ﬂow highlights the importance
of hardware compiler, leading to a survey of existing C-like languages, hardware compilers and com-
pilation methods. Also, related work in data reuse and parallelization are reviewed.
A data reuse approach is adopted to identify potential data reuse options. This approach is reﬁned and
formalized in Chapter 3. Following the approach, a case study of a classical motion estimation algo-
rithm is carried out, which illustrates the advantages of exploiting data reuse and loop parallelization,
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as well as the considerable number of design options.
Chapter 4 proposes an approach to evaluate diﬀerent data reuse options in terms of on-chip memory
requirement for buﬀering data and time required for loading data into on-chip buﬀers. This approach
reﬁnes the data reuse transformation introduced in Chapter 3 by obtaining modular mappings that
minimize the on-chip memory requirement for data reuse arrays and obtaining the codes which are
inserted into the original code to perform data transfer between memory levels. A memory reuse
approach is incorporated into the data reuse approach, and all operations resulting in the modular
mapping are performed in polyhedral domain.
Based on the evaluation of data reuse options, Chapter 5 makes decisions on data reuse within the
objective minimizing the system power consumption, while meeting an on-chip memory constraint.
A power model is proposed and the data reuse exploration problem is mathematically formulated.
Experimental results presented demonstrate the ability of the approach to determine the most power
eﬃcient data reuse designs for tested benchmarks.
In Chapter 6, the link between loop-level parallelization and data reuse is discussed and is exploited
to optimize the system performance. Both loop parallelization and data reuse are considered to be
optimization variables. The objective in this chapter is to minimize execution time, but without
breaking the on-chip memory constraint.
This thesis is concluded in Chapter 7 with a summary of its key points and contributions, as well as
a description of areas for future research.
1.3 Statement of Originality
The original contributions of the work in this thesis to the ﬁeld of hardware compilation include four
portions, which are joined one by one to form the methodology for data reuse and loop parallelization
exploration, as listed below. The detailed discussion on each contribution is given in a diﬀerent chapter
of this thesis as indicated.
• A formalized and reﬁned description of a data reuse approach and an in-depth study of this
approach in a classical data-dominated application. This gives the instructions that are followed
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by the following points to explore data reuse and reveals the problems needed to be optimized.
(Chapter 3)
• A novel approach for minimizing memory required by data reuse. This approach for the ﬁrst
time incorporates data reuse and memory reuse within a polyhedral domain to obtain modular
mappings for data reuse arrays and generates codes for data transfer. (Chapter 4)
• Formulation of the data reuse exploration as the Multiple-Choice Knapsack Problem, which
minimizes the system power consumption. A simple and experimentally veriﬁed power model is
proposed to estimate the power consumption of diﬀerent reuse options. (Chapter 5)
• Formulation of the exploration of data reuse and loop-level parallelization for performance opti-
mization under an on-chip memory constraint as an Integer Non-Linear Programming problem,
which exploits the dependence between data reuse and loop-level parallelization and integrates
both problems within a single optimization step. (Chapter 6)
1.4 Publications
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arrays for data reuse in nested-loop code”, FCCM ’07: Proceedings of the 15th Annual IEEE
Symposium on Field-Programmable Custom Computing Machines, pp. 251–260, USA, 2007.
• Q. Liu, G. A. Constantinides, K. Masselos, P. Y. K. Cheung, “Data reuse exploration under
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pp. 179–184, Germany, 2008.
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Chapter 2
Background Theory
2.1 Introduction
This chapter discusses the context of data reuse and parallelization in hardware compilation, where
the work addressed by this thesis stands. Some of the previous and concurrent work in this area is
surveyed.
To start with, Section 2.2 describes two design ﬂows existing for hardware implementation of al-
gorithms. The emerging C-to-gates design methodology, in contrast to the traditional Hardware
Description Language (HDL) based ﬂow, speeds up the hardware implementation and enables fast
design exploration. A hardware compiler is the key component of the design ﬂow and is the signif-
icant diﬀerence from the traditional design method. Several hardware compilers are introduced in
Section 2.4.
These hardware compilers compile the C or C-like descriptions of algorithms to generate the circuit
descriptions. Some of existing C-like programming languages are described in Section 2.3. These
languages extend standard C/C++ languages with hardware concepts in diﬀerent degrees to balance
the ease of algorithm descriptions and the quality of circuits generated. The features and application
domains of these languages are discussed.
Section 2.4 surveys the state of the art of hardware compilers present in both commerce and academia.
Some optimization techniques employed in these compilers to reveal parallelism of the input C-like
descriptions of algorithms and eﬀectively exploit hardware resources are introduced. The commercial
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compilers usually provide an integrated environment for C-like language programming, debugging,
compilation, simulation and veriﬁcation. The compilers target diﬀerent input languages described in
Section 2.3 and execute compilation in a variety of ways. Previous and concurrent hardware compi-
lation frameworks in research institutions are discussed in Section 2.4.3. These works usually target
speciﬁc application domains. For example, SPARK [GDGN] focuses on control-intensive applications
and ROCCC [GBN04] targets window operations in signal and image processing. The approaches to
parallelism improvement and particularly to data reuse are discussed in detail.
Section 2.5 describes the previous and concurrent approaches to data reuse exploitation. The ap-
proaches are classiﬁed according to the target hardware platforms: embedded processor-based sys-
tems and FPGA-based systems. Many of the techniques are applicable across both platforms. There
are some diﬀerences, however, notably the large quantity of registers and the discrete sizes of on-chip
RAM available on an FPGA platform. Another classiﬁcation is concerned with software and hardware
aspects, i.e. code transformation techniques and memory system conﬁgurations. In the ﬁnal part of
this section, some approaches to memory reuse are introduced. The aim is to combine memory reuse
and data reuse, in order to reduce the memory requirement for data reuse exploitation.
Related work on parallelization is described in Section 2.6. The focus is on the approaches considering
both data reuse and loop parallelization.
The ﬁnal section summarizes this chapter and points out the problems that are missed in the previous
work and are addressed in this thesis.
2.2 Hardware Design Flow
Hardware implementation of a certain set of applications, such as digital signal processing, video
and audio processing, has surged over the last two decades [TCW+05]. Compared to the software
execution of the applications on conventional microprocessors, customized hardware circuits perform
the operations much more quickly, which beneﬁts those applications that demand real-time and high-
performance computing, and also consume less power, required by portable applications [BMCed,
GNVV04, WBG+06]. The computation-intensive parts of the applications are often implemented on
hardware (FPGA/ASIC) to accelerate the applications.
The Hardware Description Language (HDL) based hardware design ﬂow shown in Fig. 2.1 (a) is
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Figure 2.1: Hardware design ﬂow.
traditionally used to implement the applications or parts of the applications on hardware [CCP06,
WBG+06]. Usually, an application is described by software programmers using programming lan-
guages, such as C, C++ and MATLAB, which are suitable to realize algorithms and explore the
design space. Then, the description will be manually transformed by hardware designers to an HDL
description, such as VHDL or Verilog, which are developed to describe hardware concepts and struc-
tures. Register Transfer Level (RTL) synthesis takes the HDL code and generates a netlist that is
a textual description of the hardware circuit of the application. After that, the netlist is translated,
mapped, placed and routed targeting a hardware structure. During these processes, any problems
reported, such as the design cannot ﬁt into the hardware or the speciﬁed timing cannot be met, will
cause modiﬁcations of the design at either the algorithm or the HDL levels, as the feedback shows in
Fig. 2.1 (a). Finally, a binary ﬁle will be generated and loaded into the targeted hardware. In the
ﬁnal stage, the design’s functionality can be veriﬁed on the hardware. The feedback, again, is used to
correct and reﬁne the design at two levels.
As described, the traditional hardware design ﬂow is time-consuming and error-prone, especially the
transformation made manually from the algorithms to the HDL descriptions, which needs detailed
knowledge of hardware information. As a result, it becomes infeasible for designers to cope with the
millions of gates that 65nm technologies provide in hardware platforms using the HDL-based design
ﬂow within a realistic development time constraint [WBG+06, MKBS05].
2.3. Existing C-like Languages 10
Therefore, the C-to-gates design ﬂow shown in Fig. 2.1 (b) has been widely used recently [MKBS05].
It raises the level of abstraction at which the behaviors of applications can be described. Several
C-like languages with extensions of hardware concepts (see the next section) allow software engineers
to implement an application onto hardware, and obtain the RTL description or the netlist from the
high level descriptions by using hardware compiler, skipping the HDL transformation stage. The
hardware compilation shown in shadow in Fig. 2.1 (b), which replaces the dashed block in Fig. 2.1 (a)
in the new design ﬂow, consists of two stages. In the compilation stage, in general, control ﬂow and
data dependencies are analyzed, and optimization technologies, such as loop transformations, constant
propagation, dead-code removal, etc., are performed. The high level synthesis stage then takes the
information determined at the ﬁrst stage as input, maps the behavioral description of the application
into the RTL description and generates the netlist ﬁle. Scheduling operations, allocating resources
and binding operations and variables to the resources are the main tasks in this stage [CCP06]. Some
hardware compilers have been developed and employ several optimization techniques in the two stages.
Details will be provided in Section 2.4.
In summary, the C-to-gates design ﬂow facilitates design implementation, debug, simulation and fast
design exploration, and thus signiﬁcantly shortens the design cycle. Compared with the HDL-based
design ﬂow, the C-to-gates design ﬂow can improve the code density and simulation time about 10×
and 100×, respectively [CCP06].
2.3 Existing C-like Languages
C-like languages have been chosen as high level hardware description languages historically. This is
probably because C/C++ is the most popular programming language used by software programmers.
To enable software programmers to design hardware circuits or hardware/software mixture systems
and exploit their programming skills, it is reasonable to develop hardware description languages based
on their familiar programming models [Mic99, Edw05]. However, there are inherent diﬀerences be-
tween hardware circuits and software programming languages. Concurrency, input/output interfaces,
and timing constraints have been pointed out in [Mic99] and [Edw05] as the main hardware features
which rarely appear in programming languages. Conversely, pointers, conditional blocks, loops and
recursion functions are also diﬃcult to translate into hardware. For solving these problems, some rep-
resentative C-like languages listed in Table 2.1 have been proposed, most of which impose restrictions
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and extensions to the traditional C/C++. In this section, we mainly look at how these languages deal
with the concurrency and timing.
MATLAB [Mat] is a high level language for mathematical computing, speciﬁc for matrix/array-based
operations. It builds on a large number of library functions for matrix manipulation and signal pro-
cessing, and thus facilitates the algorithm development and realization of applications, such as digital
signal processing, communication, video/audio processing, etc. Therefore, MATLAB is a preferred
high level language for hardware design of these applications. Using vectorization in MATLAB can
improve parallelism of algorithms. Parallel operations and loops can be expressed in vector or ma-
trix computations. MATLAB is a pure algorithm description language and does not require timing
information and declarations of data type and shape [HNC+01].
Standard C/C++ languages have been used in several works for hardware descriptions [Gra, Syn,
GDGN, GBN04, BG02]. We do not describe the C language here as it has existed over three decades
[Rit93]. We ﬁrst introduce several languages with intuitive extensions on C. These extensions focus
on behavioral descriptions in view of computing and do not involve any speciﬁc clock information.
Streams-C [GSAK00] is a programming language targeting stream-oriented FPGA applications. This
kind of application involves computation-intensive operations on high-rate streams of data of ﬁxed
size and small word length, and could be decomposed into subsystems which operate in parallel and
interact with each other. Therefore, Streams-C has been built on the Communicating Sequential
Processes (CSP) concurrent programming language. It introduces the process to describe a set of
sequential operations on the stream object in a subset of C, and follows the CSP message-passing
theory to synchronize the processes. A set of hardware modules written in synthesizable VHDL are
integrated to ease the use of various communication channels and interfaces. Timing annotation is
not required in this language.
Based on Streams-C, Impulse C [Tec] has been developed for implementing embedded applications and
high performance computing applications in FPGAs. It extends the CSP communication model to use
FIFOs to release the strict arrangement of synchronization between processes. All of the processes,
communication and conﬁguration are described using standard C, with Impulse C library functions.
Single assignment C (SA-C) [HRB+99] is another variant of standard C and is speciﬁc for image
processing applications. It supports multi-dimensional arrays and data types with arbitrary bit-
width. The main diﬀerence from standard C is that array access in loops is vectorized like in the
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Table 2.1: Some existing C-like hardware description languages.
Language Features
higher abstraction level then C
matrix-based data structure and operation
MATLAB a large collection of computational function libraries
application-speciﬁc toolboxes
vectorization operation
untimed C
Streams-C based on CSP parallel programming model
a set of hardware module libraries
Impulse C untimed C
extension of Streams-C to shared memory as a communication mechanism
untimed C
SA-C single assignment restriction
variables with speciﬁed bit-width
vectorization of array accesses in loops
untimed C
Bach C explicit parallel construct and CSP communication scheme
bit-width speciﬁcation of data types and arithmetic
a standard C++ class library
a system level modeling language
SystemC a cycle accurate hardware modeling language
hardware-speciﬁc data types
process-based concurrent behavior
a system level design language, superset of C
SpecC explicit timing speciﬁcation and concurrent construct
support bit vectors with arbitrary precision
timed C with implicit clock cycle speciﬁcation
explicit parallel construct and CSP communication mechanism
Handel-C support pointers and function duplication structure
support ﬂexible variable width declaration and bit manipulation
syntax extensions for speciﬁc hardware resources:
RAM/ROM, interfaces, wires and pins
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Signal, clock, FIFO,
Mutex, semaphore
Utilities
Report handling,
tracing
Data types
4-valued logic type
4-valued logic vectors
Bit vectors
Finite-precision integers
Limited-precision integers
Fixed-point types
Programming language C++
Application
Written by the end user
Figure 2.2: SystemC language architecture [Soc].
MATLAB language, making a concise way of accessing multi-dimensional arrays in regular patterns
that is usually present in image processing. As a result, loop parallelization is exploited.
Bach C [KYN+01] is also an untimed C based language for VLSI design. It introduces a keyword
par for explicitly indicating a block of parallel statements and declares channels for communications.
Pointers are not supported in this language.
These languages described above are intuitive variants of the standard C language, and designers using
these languages do not need to worry about timing issues, which are left to hardware compilers. In
what follows, some C-like languages with programming restrictions in timing and parallelism will be
presented.
SystemC [Soc] is a standard and open source modeling language based on C++ for system design.
It supports multiple design abstraction levels: system level, behavioral level and RTL level [Pan01].
The hierarchical architecture of SystemC is shown in Fig. 2.2 and the core of the language is the C++
class library shown as a shaded block in the ﬁgure. This class library can be seen as a combination of
the HDL languages in semantics and the C++ language in syntax. Like HDLs, SystemC partitions a
design into modules, implements sequential behaviors in a process and uses signal triggered mechanism
to control parallel execution of processes in a module. Clock speciﬁcation and wait are used to specify
timing and synchronize processes. Object oriented C++ beneﬁts this structural description. SystemC
extends C++ data types to include hardware-speciﬁc types listed in the right hand side of Fig. 2.2,
treats all components of a design, such as modules, processes, channels, etc, as objects and generalizes
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them as classes. This abstraction allows SystemC to separate computation from communication and
support more general communication models and computation models. The synchronization between
processes can be done through events notiﬁcation, which could be any abstract event not just clock
signals like in HDLs. Therefore, SystemC can be seen as a platform on which a hardware design or a
software and hardware co-design is described at a system level.
Like SystemC, SpecC [Dom] is also a system-level modeling language, but a super set of standard C. It
consists of three types of classes, behavior, channel and interface, for design deﬁnition. The separation
of communication from computation allows diﬀerent communication schemes to be implemented, such
as shared memory, CSP-like message passing, and multi-layer communication protocol. One of the
most signiﬁcant diﬀerences from SystemC is that SpecC supports two types of timing speciﬁcation,
using waitfor to specify the time delay and using do-timing construct to specify the timing range of
statement executions. Apart from this, SpecC uses constructs par or pipe to parallelize or pipeline a
block of behaviors.
Based on standard C, Handel-C [Solb] has arisen with explicit extensions required for the implementa-
tion of algorithms on hardware. One of the most important diﬀerences from the languages described
above is that Handel-C allows programmers to declare multiple clock domains in a design, specify
the source and frequency of clocks, and handle timing implicitly by programming in the way that
every assignment or a delay takes one clock cycle. It supports variable declaration with the exact
width required to minimize hardware usage and introduces bit take, drop and concatenation opera-
tions to process variables of diﬀerent widths. FPGA on-chip embedded memory is a valuable resource
that makes FPGAs extensively applicable. Handel-C includes keywords, ram and rom, and structure
mpram to make speciﬁc use of on-chip RAM, ROM and multiple port RAM. Another distinct struc-
ture in Handel-C is the par. All statements within a par block begin execution in the same clock
cycle. CSP-like channels and semaphores are used to communicate between parallel codes. In the
case of multiple calls to a function by parallel codes, Handel-C supports inline functions, arrays of
functions, macro procedures and macro expressions to generate multiple copies of functions. In a
manner described above, Handel-C is more speciﬁc for hardware implementation and closer to the
HDL languages.
We can see that the C-like languages in Table 2.1 have been developed with hardware extensions
in diﬀerent degrees. The languages in the upper part of the table are more abstract and closer to
software programming models, whereas the languages in the lower part of the table involve more
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hardware speciﬁc constructs in syntax and would generate more optimized circuits. Even though
these languages have been proposed to describe hardware in a similar way to software programming,
some software ideas have not been supported, such as complex pointer operations, recursive function,
ﬂoating point types (library available in some languages), dynamic memory allocation, etc.
Hardware compilation accomplishes the transformation from the C-like description to the RTL de-
scription of a design. Therefore, the hardware compilation is a critical step to generate optimized
circuits. Optimization techniques targeting diﬀerent high level description inputs and diﬀerent objec-
tives can be performed in this stage to obtain desirable design results. In the next section, several
commercial hardware compilers and academic projects targeted at optimizing hardware compilation
for these C-like high level descriptions will be presented.
2.4 Hardware Compiler
A hardware compiler usually performs two tasks: compilation and synthesis. The compilation stage
processes input high level descriptions, performs some optimizations and transformations, and ab-
stracts control ﬂow and data ﬂow of the input codes. After that, the synthesis stage takes outputs
of the compilation, schedules the operations involved in the codes according to the control and data
ﬂows, and generates RTL description. In this section, we ﬁrst introduce some techniques used in
existing hardware compilers to optimize resultant hardware circuits, and then we survey the state of
the art of hardware compilers present in both commerce and academia.
2.4.1 Optimization Techniques for Hardware Compilation
One of the main advantages of hardware implementation of computations is that hardware circuits
can execute operations in parallel. Therefore, revealing a great degree of parallelism from the C-like
descriptions and making eﬀective use of underlying hardware is the main goal of hardware compilation.
In this section, we introduce some common optimization techniques used in present hardware compilers
to achieve this goal.
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Do i =0 to N-1
     G(i) ;
Enddo
      (a)
Do i =N-1 to 0
     G(i) ;
Enddo
       (b)
Figure 2.3: An example of loop reversal. (a) The original loop. (b) The loop after loop reversal.
Loop Transformations
The loop is a core component involved in many computations and consumes most execution time.
Thus, loop transformations are the most popular and eﬀective techniques used in many hardware
compilers to exploit parallelism at multiple levels. Common loop transformations include:
Loop permutation is to interchange inner loops with outer loops in a loop nest, so that data locality
or parallelism of the reordered loop nest can be improved.
Loop reversal is to reverse the iteration direction of a loop. A simple example is shown in Fig. 2.3.
This technique usually is used to enable other loop transformations and can only be applied to a loop
without loop-carried dependence (see Section 2.5.1) in the group of statements G(i).
Loop fusion is to combine statements within diﬀerent loops which have the same number of iterations
and are not nested with each other, into a loop to reveal more opportunities for improving instruction-
level parallelism and data locality and reduce loop overhead (that includes increment of loop counter
variables and test of loop exit condition), without changing ﬁnal computation results.
Loop distribution is the reverse process of loop fusion. It is also used together with other loop trans-
formations to give eﬀects.
Loop skew [Wol89] changes the loop indices without breaking data dependencies, by adding the outer
loop index variable to the initial value and upper limit of the inner loop index variable and changing
the loop index variable correspondingly in the array subscripts, in order to execute the loop nest in
parallel. An example given in Fig. 2.4 illustrates this. Fig. 2.4 (a) is the original loop nest, and the
value of iteration (i, j) depends on the values calculated in iterations (i− 1, j), (i, j− 1). For instance,
from Fig. 2.4 (c) we can see that iteration (2, 1) depends on iterations (1, 1) and (2, 0). The data
dependencies exist in both i and j direction. After skewing loop shown in Fig. 2.4 (b), in Fig. 2.4 (d)
iteration (2, 3) depends on iterations (2, 2) and (1, 2), and iterations (1, 3) and (2, 3) can run in parallel.
The data dependence only exists in j loop now. After interchanging i and j loops, the inner i loop
can be executed concurrently.
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Do i = 0 to N-1
   Do j = 0 to N-1
A[i, j] = A[i-1, j] + A[i, j-1];
   Enddo
Enddo
(a)
Do i = 0 to N-1
   Do j = i to i+N-1
A[i, j-i] = A[i-1, j-i] + A[i, j-i-1];
   Enddo
Enddo
(b)
i = 0
1
2
j = 0 1 2
(c)
i = 0
1
2
j = 0 1 2 3
(d)
4
Figure 2.4: An example of loop skew. (a) The original loop nest. (b) The loop nest after loop skewing.
(c) The data dependency in the original loop nest. (d) The data dependency after loop skewing.
Nodes represent elements of an array and edges represent the data dependency of an element on the
other elements of the array.
Do i =0 to 3, i++
G(i) ;
Enddo
           (a)
Do i =0 to 3, i=i+2
G(i) ;
G(i+1) ;
Enddo
            (b)
G(1) ;
G(2) ;
G(3) ;
G(4) ;
  (c)
Figure 2.5: An example of loop unrolling. (a) The original loop. (b) The loop partially unrolled by 2.
(c) The loop fully unrolled.
Loop unrolling is to replicate the body of a loop and reduce the number of iterations of the loop.
This technique reduces the loop overhead and exposes more statements to exploit instruction-level
parallelism. Loop unrolling can be performed partially or fully, as shown in Fig. 2.5, depending on
the availability of computation resources.
Loop strip mining [Wol89] is to divide a loop into several equal segments, called strips, and put each
strip in the inner loop and a strip counter in the outer loop. Originally, it was applied to vector
computers and the size of a strip equals the length of the vector register. When applied to improving
instruction-level parallelism, the strip is adjusted to fully unroll the inner loop. When applied to
improving loop-level parallelism, the number of strips is adjusted to the number of parallel processing
units and each strip executes in one processing unit. An example is shown in Fig. 2.6.
Loop tiling [Wol89] is the combination of the loop strip mining and permutation. After strip mining
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Do i = 0 to N-1, i++
G(i);
Enddo
          (a)
Do i1 = 0 to N-1, i1 = i1 + Msize of strip
   Do i2 = i1 to min(N-1, i1 + Msize of strip -1), i2++
 G(i2);
   Enddo
Enddo
                          (b)
Figure 2.6: An example of loop strip mining. (a) The original loop nest. (b) The loop nest after loop
strip mining.
Do i = 0 to N-1, i++
   Do j = 0 to N-1, j++
G(i, j);
   Enddo
Enddo
          (a)
Do i1 = 0 to N-1, i1 = i1 + Msize of strip i
   Do j1 = 0 to N-1, j1 = j1 + Msize of strip j
      Do i2 = i1 to min(N-1, i1 + Msize of strip i -1), i2++
         Do j2 = j1 to min(N-1, j1 + Msize of strip j -1), j2++
   G(i2, j2);
         Enddo
      Enddo
   Enddo
Enddo
                          (b)
Figure 2.7: An example of loop tiling. (a) The original loop nest. (b) The loop nest after loop tiling.
of a loop nest, the loops controlling the strip counter are interchanged to the outer loops, and then
loop tiling is ﬁnished. An example is shown in Fig. 2.7. After strip mining loops i and j, the loops i1
and j1 are interchanged to the outer loops and the loops i2 and j2 form a tile. Loop tiling is normally
used to improve data locality and parallelism across multiple loops.
Single Assignment
Single assignment is another eﬀective method for boosting parallelism. Some languages, such as SA-C,
require programmers to code in the single assignment form, while some do not and leave it to be done
by compilers. There are two kinds of single assignment: static and dynamic.
A program is in static single assignment form if every variable in the program is assigned exactly
once. The beneﬁt of static single assignment is that all data dependencies except true dependence (see
Section 2.5.1 for more information on dependencies) could be removed by it. An example is shown in
Fig. 2.8. After static single assignment transformation of the code (a), the statements S1 (S2) and S3
(S4) can execute in parallel in (b).
Dynamic single assignment is used when there exist loop structure and array in a code. A program is
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S1: x = y + 1;
S2: v = f(x);
S3: x = 2;
S4: w = g(x);
       (a)
S1: x1 = y + 1;
S2: v = f(x1);
S3: x2 = 2;
S4: w = g(x2);
       (b)
Figure 2.8: An example of static single assignment. (a) A piece of code. (b) Static single assignment
form of (a).
     Do i = 0 to N-1
        Do j = 0 to N-1
S1:     … = A[ i ];
S2:     A[ i ] = …;  
        Enddo
     Enddo
             (a)
     Do i = 0 to N-1
        Do j = 0 to N-1
S1:     … = (j == 0 ? A[ i ] : A1[ j-1 ][ i ]);
S2:     A1[ j ][ i ] = …;  
        Enddo
     Enddo
                             (b)
Figure 2.9: An example of dynamic single assignment [VJBC07]. (a) A piece of code. (b) The dynamic
single assignment form of the code.
said to be in the dynamic single assignment form if every array element is only assigned once during
an execution of the program [VJBC07]. For example, in Fig. 2.9 (a), for a ﬁxed iteration of loop
i, loop j repeatedly reads and writes from and to element i of array A, and two statements cannot
execute in parallel due to the data dependence, while after dynamic single assignment transformation
in (b) the dependence is removed and the two statements can execute simultaneously.
Code Motion
Code motion moves operations from one place to another place in a program when scheduling the
operations to achieve particular objectives, such as reduction of the number of executions of a loop-
invariant operation by moving it out of a loop and parallelizing multiple statements which locate in
conditional blocks. These are its direct beneﬁts, and indirectly after code movement other optimization
techniques can be realized, such as common sub-expression elimination (CSE), loop transformations,
etc.
In [GDGN], two code motion techniques, Percolation Scheduling and Trailblazing, have been applied
to the optimization of parallelism. The diﬀerence between these two techniques is that Percolation
Scheduling moves an operation to traverse each related branch of a conditional block in order to
maintain data dependence, whereas Trailblazing can move an operation across a conditional block if
no data dependence exists (data dependence information is collected before code motion).
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Moreover, three speculative code motion techniques related to conditional execution are used in
[GSK+01, GSD+01]:
• Speculation
Operations are moved out of conditional blocks and executed speculatively. For instance, two
branches of a conditional block are executed concurrently with the conditional calculation, and
then one of two branches outputs a result based on the condition.
• Reverse speculation
Operations before conditional blocks are moved into conditional branches and executed condi-
tionally. For example, the result of an operation is only used in one branch of the subsequent
conditional block.
• Conditional speculation
Operations after conditional blocks are duplicated up into two branches of the conditional blocks
and executed speculatively. For example, after operations are speculatively moved out of two
branches of a conditional block, the execution cycles assigned to these branches are idle. There-
fore, the operation dependent on the result of either branch below this conditional block can be
moved up to use these idle cycles.
Fig. 2.10 illustrates conditional speculation. The original code is shown (a). In Fig. 2.10 (b) two
operations x and y are moved out and are executed in parallel with the comparative operation. Then,
there are only two assignment operations in the two branches. We can move the operation z up into
the two branches to calculate it using possible f values. This conditionally speculated motion is shown
in Fig. 2.10 (c).
Dynamic renaming [GDGN] temporally sets a copy of a variable to eliminate anti-dependence and
output dependence (see Section 2.5.1 for more information on dependencies), enabling code movement.
An example of dynamic renaming is shown in Fig. 2.11.
Branch balancing [GDGN03] is a technique tied with code motion. It tries to balance and ﬁll the
branches of a conditional structure, such as if-then-else structure. We use an example to illustrate
how it works. In Fig. 2.12 (a), the true branch needs two scheduling slots to ﬁnish operations, while
the false branch needs one slot. Branch balancing technique can ﬁnd the unbalanced branches and
insert new operations into the branch with fewer scheduling slots. In Fig. 2.12 (b) operation e is
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Figure 2.10: An example of code motion, where dashed line is control ﬂow and solid line is data ﬂow
[GSD+01]. (a) A control-data ﬂow graph. (b) Operations x and y are moved out and speculatively
executed simultaneously. (c) Operation z is conditionally speculated into two conditional branches.
x = y + 1
y = z + 1
x = y + 1
y = y’
y’ = z + 1
=>
x = y + 1
x = z + 1
x = y + 1
x = x’
x’ = z + 1
=>
(a) (b)
Figure 2.11: An example of dynamic renaming [GDGN]. (a) Code movement against anti-dependence.
(b) Code movement against output dependence.
speculatively moved up to ﬁll the branches. In this way, two scheduling slots are needed to ﬁnish all
operations rather than three in (a).
Code motion techniques are more often used during the operation schedule stage in the hardware
compilation.
Common Sub-expression Elimination
Common sub-expression elimination (CSE) stores in a variable a sub-expression that repeatedly occurs
in a piece of code and then this variable is used to replace the sub-expression in the subsequent part
of the code, in order to reduce redundant computations and thus save resources. For the example
in Fig. 2.13, the variable a is assigned to d instead of the sub-expression b + c. This repeated sub-
expression existing in the original code can be detected and eliminated statically before scheduling.
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IF
-a
+b
+ c - d
T F
- e
(a)
IF
-a
+b
+ c - d
T
- e1 - e2
(b)
Figure 2.12: An example of branch balancing, where dashed line is control ﬂow and solid line is data
ﬂow [GDGN03]. (a) A control-data ﬂow graph of a if-then-else structure. (b) Operation e moves into
both branches to ﬁll the branches.
a = b + c;
d = b + c;
(a)
a = b + c;
d = a;
      (b)
Figure 2.13: An example of CSE. (a) The original code. (b) Repeated sub-expression b+c is eliminated.
Moreover, during scheduling some new opportunities for CSE may occur due to other applied opti-
mizations. In this case, CSE is called dynamic CSE [GDGN]. For example, after the operation x+ y
is speculatively moved up in Fig. 2.14, the sub-expression is obviously reused in this code.
Pipelining
Pipelining is an inherent advantage of hardware operation. Therefore, most hardware compilers try
to break down a complex computation into several stages and schedule stages in a way that all stages
can execute in parallel after an initial preparation latency. A pipelined hardware circuit can produce
one result every clock cycle. An example is shown in Fig. 2.15, where a computation is divided into
4 stages and from the fourth clock cycle a result is generated every cycle. In this way the period
of the clock cycle can be reduced and thus throughput increases, compared with execution of the
computation in one stage.
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If (condition)
   a = b + c;
else
   d = x + y;
e = x + y;
      (a)
f = x + y;
If (condition)
   a = b + c;
else
   d = f;
e = f;
      (b)
Figure 2.14: An example of dynamic CSE. (a) The original code. (b) Repeated sub-expression x + y
is dynamically eliminated.
OP1 OP2 OP3 OP4
OP1 OP2 OP3 OP4
OP1 OP2 OP3 OP4
OP1 OP2 OP3 OP4
OP1 OP2 OP3 OP4
timecycle0 cycle1 cycle2 cycle3 cycle4 ...
Figure 2.15: An example of pipelining a computation with 4 stages OP1 to OP4.
Re-timing
Re-timing [Sola] is a technique that balances and moves registers in a circuit to break down long paths
and reduce latency. In Fig. 2.16 (a), a circuit has two logic level delays, but with several registers
at the input. Re-timing can move these registers forwards through the logic blocks and minimize the
delay to one logic level as shown in Fig. 2.16 (b) that runs two times faster than (a).
In summary, these techniques stemming from hardware perspectives, such as concurrence, try to
improve synthesis results from C-like descriptions and eﬀectively exploit hardware resources. These
optimizations have been widely used in existing hardware compilers described in the following sections.
2.4.2 Commercial Tools
A number of development environments exist for facilitating system design in FPGA and ASIC hard-
ware platforms, some of which are listed in Table 2.2. These tools provide an integrated environment
for C-like language programming, debugging, compilation, synthesis, simulation and veriﬁcation. They
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Figure 2.16: An example of re-timing [Sola]. (a) A circuit with two logic level delays. (b) The circuit
with one logic level delay after re-timing.
implement their automation and optimization technologies described in the last section in a variety of
ways.
AccelDSP Synthesis tool [Xilb] transforms a MATLAB design into a RTL description of a hardware
module. Since the MATLAB code does not include the notions related to hardware structures, such
as clock, interface and memory, and usually involves ﬂoating-point numbers, the synthesis tool has
to deal with all these issues. AccelDSP Synthesis automatically converts ﬂoating-point to ﬁxed-point
by a quantize function, and generates a global clock to which all operations are synchronized, and
interfaces between modules. Apart from these, under user’s demands, AccelDSP Synthesis performs
several optimizations listed in Table 2.2 for high performance hardware. Full and partial unroll is
applied to loops as well as matrix/array math operations, to increase parallelism. The Insertpipestage
operation is used to break down long critical paths to improve clock frequency.
Catapult C Synthesis [Gra] starts from a pure C++ description of algorithms and generates synthe-
sizable RTL guided by user speciﬁed constraints, such as clock frequency, loop unrolling and loop
pipelining. Catapult has an optimized library of operators, such as multiplier, that contains tim-
ing and bit width information and thus allows exploration of operators to satisfy the clock and area
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Table 2.2: Some commercial hardware compilers.
Tools Source Target Optimization techniques
automatic conversion of ﬂoating-point to ﬁxed point
AccelDSP MATLAB RTL user speciﬁed loop unrolling
Synthesis user speciﬁed Insertpipestage operation
user speciﬁed RAM/ROM mapping
loop unrolling, pipelining and merging
Catapult C C++ RTL memory mapping and allocation
Synthesis patent-pending interface synthesis
PICO Express C RTL, exploitation of parallelism at multiple levels
SystemC pipeline architecture of processing array
CoDeveloper Impulse C HDL software/hardware co-design support
Streams-C loop unrolling and pipelining
automatic tree balancing
SC Compiler SystemC EDIF, logic sharing
RTL re-timing and rewriting
variable width reduction
Cynthesizer SystemC RTL datapath optimization: pipeline, loop unrolling, etc.
embedded interface generator
re-timing, tree balancing, etc. optimization
DK Design Suite Handel-C EDIF, ALU mapping
RTL memory pipelining transformations
loop pipelining
C2H C HDL memory access pipelining
parallel scheduling
arithmetic resource sharing
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constraints. It uses proprietary interface technology that allows designers to not consider interface pro-
tocols during algorithm description and explore external interface standards at compile-time without
source code modiﬁcation.
PICO Express [Syn] builds hardware models from C descriptions for compute-intensive algorithms.
It takes streaming data and exploits instruction-level, loop-level and task-level parallelism to produce
eﬃcient implementation of the algorithms. A pipeline processing array architecture with local buﬀers
and FIFOs is used to realize the parallelization. Automatic mapping of arrays to memory is also
supported. Clock frequency and throughput target are input as parameters.
CoDeveloper [Tec] is a C to FPGA compiler that supports mixed software/hardware design. It takes
Impulse C or Streams-C and generates VHDL or Verilog that is compatible with other synthesis
and simulation tools. Unrolling and pipelining of inner loops are applied to speed up algorithms. The
compiler supports FPGA embedded microprocessors, such as PowerPC and MicroBlaze, and partitions
designs onto hardware logic and the microprocessor and generates interfaces between them.
SC Compiler (formerly Agility Compiler) [Agi] synthesizes SystemC transaction-level descriptions of
designs to RTL or EDIF netlists. It uses approaches, such as tree balancing, re-timing and rewriting, to
optimize critical data path of the designs, in order to maximize pipelining and improve clock frequency.
SC Compiler can schedule operations that do not execute at the same time on an arithmetic unit to
share resources speciﬁed by users. It also can analyse variables and implement each variable with
minimum bit width. This compiler is now only for academic usage.
A more mature SystemC hardware compiler is Cynthesizer [Sys]. Based on user speciﬁed clock period
and throughput, it performs datapath optimizations, such as pipelining, loop unrolling, etc., to sched-
ule operations and satisfy timing requirements. This compiler also contains a interface generator that
automatically produces an RTL hardware description with a schedule and resource utilization for the
interface protocol being targeted. This allows users to perform “what-if” analysis for various interface
options by simply changing the type declaration in their code.
DK Design Suite [Sola] compiles Handel-C cycle accurate descriptions of applications to hardware
modules. It applies several optimization technologies to improve design performance, such as re-timing,
common subexpression optimization, conditional rewriting and tree balancing. These technologies are
used to meet the timing requirement and exploit underlying hardware parallelism. DK also automates
the on-chip memory access pipelining and the mapping of ALU units, such as multipliers and DSP
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blocks.
Diﬀerent from the hardware compilers above, the Nios II C-to-Hardware Acceleration (C2H) compiler
[Alt] targets generating a hardware accelerator for a C function in a C description of an application
that is implemented in Altera’s Nios II processor system architecture. Based on data dependence
analysis, it transforms individual operations, assignments and memory accesses in a C function to
hardware units, and generates a state machine and number for each unit. The units with the same
state number execute in parallel. Multiple states of loops and memory accesses are pipelined. This
compiler is able to translate pointers to hardware by generating master ports for pointers and arrays
to directly access global memory and peripherals in the system as they behave in software.
From what is described in Table 2.2, it can be seen that these tools mainly have focused on the
optimization of parallelism, clock rate, data paths and interfaces, in order to generate high performance
hardware circuits from C-like descriptions.
2.4.3 Academic Frameworks
Apart from the commercial products, a number of hardware compilation/high level synthesis frame-
works exist in the research community.
SPARK
SPARK [GDGN] is a C to VHDL high level synthesis framework, developed in the Center for Em-
bedded Computer Systems (CECS), University of California at Irvine. It particularly focuses on
control-intensive multimedia and image processing applications, which involve conditional blocks and
loops. The core of this framework is a scheduling and allocation module, which consists of two parts:
a transformation toolbox and a set of heuristics. The former executes data dependency analysis, code
motion, loop transformation, dynamic renaming, etc. The heuristics call the information extracted in
the transformation toolbox to reﬁne and transform the code, by means of speculative code motions,
dynamic Common Sub-expression Elimination (CSE), etc. techniques, to schedule operations in order
to maximize performance. SPARK does not support pointers, function recursion, multi-dimensional
array accesses or automatic data reuse.
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ROCCC
ROCCC [GBN04] is another C/C++ to VHDL compiler under development in University of California
Riverside, which mainly targets FPGA-based reconﬁgurable platforms. This is an intermediate tool
built on the SUIF compiler system [HAA+96], and it gets the information about loops and memory
accesses from SUIF. The compiler targets a loop nest and an array accessed inside the loop nest
in a pattern of window sliding that are present in some signal and video processing applications.
It performs loop transformations such as loop unrolling, loop strip-mining and loop fusion, storage
optimizations and datapath optimizations.
SUIF [HAA+96] is an important compiler infrastructure developed in the Computer Systems Labora-
tory, Stanford University. The goal of this compiler is to automatically maximize the parallelism of a
program for multiprocessor platforms. It analyzes data locality and uses some loop transformations to
ﬁnd coarse-grain parallelism, and has been widely used as a preprocessing stage by hardware compilers
[GBN04, WL01, BG02].
Based on information extracted by SUIF, inner loop unrolling and scalar replacement have been
often used in ROCCC to reveal opportunities of data reuse and exploit instruction-level parallelism.
Being aware of the window pattern of array accesses known at compile-time, the compiler generates a
controller to manage on-chip registers to buﬀer data reused in successive loop iterations.
However, two potential issues may arise against the buﬀer scheme used in ROCCC. Instead of circular
or shift registers, it uses a controller to record the information of data validity. This unavoidably intro-
duces complicated conditional judgement logic that might worsen the system performance. Secondly,
it is not eﬃcient to store a large volume of data in distributed registers, as this will generate large
interconnections between logic units and slow down clock frequency. ROCCC also does not support
pointers, ﬂoating point, break or continue statements.
SPC
Another hardware compiler in digital signal processing and multimedia applications is SUIF Pipeline
Compiler (SPC) [WL01]. It is also based on the SUIF compiler system and targets FPGA-based
platforms. The primary technique used in this compiler is inner loop pipeline vectorization. The SPC
analyzes the loop information from SUIF, applies loop unrolling and loop tiling transformations to the
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Shift register
...
RAM
Shift register
...
RAM
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Pipelined processors
Figure 2.17: Structure with shift registers and on-chip RAMs for pipelining input data.
inner-most loop to increase the number of operations in the loop body, and synthesizes the operations
in pipelined hardware circuits to improve throughput, while meeting the hardware resource availability.
Moreover, to reduce the pipeline interval, SPC generates a system structure [WL99], as shown in
Fig. 2.17, where shift registers and on-chip RAMs are used to buﬀer elements of an array if the
elements are frequently accessed after loop unrolling or tiling. As a prototype, SPC does not support
ﬂoating point, pointers and irregular loop transformation currently.
CASH
CASH [BG02] is a hardware compiler that synthesizes computations written in C into application-
speciﬁc hardware on reconﬁgurable substrates. It is also based on the SUIF compiler and operates
on the control ﬂow graph of a program. For each procedure of the program, CASH partitions the
control ﬂow graph into a number of segments and synthesizes each segment separately. The part of
the program corresponding to each segment is transformed to single assignment form through variable
renaming and operations involved in the segment execute speculatively to increase instruction-level
parallelism. The circuits of diﬀerent segments are connected by merge and eta structures. Merges are
used in the entry of each segment to receive outputs of other segments or data generated by itself due
to iteration. Eta has one data input, one data output and one predicate input, and if the predication
is true then the input is assigned to the output, otherwise no output is produced. Eta is used in the
exit of a segment for each speculative computation. Therefore, the atomic unit this compiler targets
is a segment of the control ﬂow graph and the size of the segment could be constrained by hardware
resources.
This compilation framework is more suitable for asynchronous hardware implementations because it
uses signals that claim data produced/consumed for communication between procedures. As using
asynchronous communication, the circuit of only one segment is active at any time, resulting in power
saving.
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ASC
ASC [MPHL03], A Stream Compiler, compiles a part of C++ code to generate a hardware accelerator.
It provides classes for speciﬁcation of variables, such as bit width, memory type and stream direction
if a variable is an array, and C++ libraries for integer and ﬂoating point arithmetic operations. These
libraries can be used to generate timed arithmetic modules in three modes for optimizing latency, area
and throughput, respectively. ASC is named as a stream compiler because it generates a pipelined
structure with data streaming in and out. Algorithm level optimizations such as loop transformation
and memory system optimization are not automated.
SpecC
The SpecC [DGKO] system-level design methodology has also been developed at CECS. The SpecC
methodology deﬁnes a modeled hierarchical design ﬂow, starting from the function descriptions in
SpecC language. In the SpecC design ﬂow, communication and computation are encapsulated respec-
tively in independent blocks, which provides the possibility to automatically independently change
communication protocols or algorithms. The computational parts are ﬁrst partitioned, mapped onto
diﬀerent system components, which could be hardware or software, and scheduled. Then communi-
cation channels are synthesized to real buses and interfaces with corresponding protocols. At the end
of this ﬂow, hardware behavior descriptions are synthesized into RTL for custom hardware, software
components are compiled into DSP instruction sets, and interfaces between hardware and software are
generated. This is a complete SoC design ﬂow, however, not many hardware synthesis optimization
techniques have been applied to it.
Bach
Bach [KYN+01] comes from the Integrated Circuits Development Group, Sharp Corporation. It
takes Bach C input as hardware description. As Bach C descriptions with explicit parallel struc-
tures and communication channels, the Bach directly synthesizes it to VHDL with parallel modules
and interfaces. Synchronous channels are implemented in circuits with the handshake protocol and
asynchronous channels are implemented using shared memory. It has recently focused on hardware
compilation, and only supports loop analysis and modiﬁcation corresponding to the balance between
area and performance.
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Cameron
Cameron [HRB+99] is a hardware compiler taking SA-C language description and generating VHDL
for implementing image processing applications on FPGA-based systems. The compiler abstracts
a data dependence and control ﬂow graph from the SA-C description and performs optimizations
on it. Common optimization techniques are applied, such as moving loop-invariant codes out of
loops, function inlining, constant propagation, common subexpression elimination, etc. Given the loop
structure and array access pattern involved in image processing applications usually known at compile
time, loop unrolling, loop tiling and array value propagation (which replaces array references with their
values corresponding to the indices known at compile-time) are combined to increase parallelism.
Two schemes of inputting image data are used: input data in the order of computation and buﬀer
whole image in local memory. The second scheme can reuse data, however the memory requirement
for large images is considerable and may not be feasible.
Sea Cucumber and Kiwi
The synthesis frameworks described above have focused on compiling sequential C-like descriptions
with or without concurrency and timing extensions to hardware by automatically exploiting paral-
lelism. There is also some work on compiling parallel programming languages that explicitly describe
a problem in parallel threads to hardware.
Sea Cucumber [TJH02] accepts Java descriptions and generates hardware netlists for FPGA imple-
mentations. It incorporates CSP protocols for inter-thread communication and implements them in
both software packages and hardware circuits. It also provides a Java package for bit width speciﬁca-
tion of variables. Sea Cucumber treats each thread in a similar way to those compilation frameworks
described above. It analyses data ﬂow and control ﬂow abstracted from a Java description, and like
CASH operates on individual segments of the control ﬂow graph and performs various optimizations.
Kiwi [GS08] is another parallel programming language to gates compiler. It supports the C# language
and includes a library that translates the concurrency expressed in software into hardware semantics.
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2.4.4 A Summary of Existing Hardware Compilers
Each hardware compilation system described in Sections 2.4.2 and 2.4.3 has its targeted applications
and input language for hardware description. The main eﬀorts made by these compilers are to tackle
the issues described as follows.
• How to maximally parallelize a piece of code and map it onto circuits to eﬀectively exploit
underlying hardware resources.
• How to time the C-like descriptions, and schedule and synchronize operations to obtain expected
computation results while meeting the timing constraint speciﬁed by users.
• How to generate interfaces between hardware components and between hardware circuits and
software running in general-purpose processors.
• How to customize numerical representation in hardware to exploit the ﬁne-grain characteristic
of hardware circuits.
2.5 Data Reuse
From the previous section, we can see that the existing hardware compilers mainly focus on making
eﬃcient use of computational resources in FPGAs to improve the performance of applications, by
customising the datapath to the application. However, such parallel datapaths can only be exploited
fully if a suitable memory subsystem is in place to keep the datapath fed with data. It is therefore also
highly desirable to customise the memory subsystem to the application. The eﬃcient use of limited
on-chip memory to design memory subsystem around applications has not been given great attention
during hardware compilation/synthesis.
Since data dominated applications usually involve signiﬁcant data transfer and storage, oﬀ-chip mem-
ory access could consume a large proportion of the system power consumption and slow down the
performance. Exploitation of data reuse, by keeping frequently used data in local memories, is an
eﬀective way to deal with this issue. Techniques for improving data locality have been addressed in
[AK84, WL91, MCT96, KCRB98]. Cache and scratch-pad memory (SPM) have been used in em-
bedded systems as local memory to buﬀer data (Section 2.5.2). As memory resources have been
2.5. Data Reuse 33
increasingly embedded in modern FPGAs, several works on how to use these memories eﬃciently
have been carried out (Section 2.5.3). Because exploiting data reuse increases the on-chip memory
requirement, in Section 2.5.4 we will introduce some memory reuse approaches. Before presenting
these works, we ﬁrst introduce some preliminary knowledge about data dependence and data reuse in
Section 2.5.1.
2.5.1 Preliminaries
Data Dependence
Statement S2 has data dependence on a statement S1 if S2 has to be executed after S1 otherwise the
result of the execution of a program may be wrong. Three types of data dependence are described
in [AK84].
• True dependence: read after write
S1 : x = . . . ;
S2 : . . . = x;
• Antidependence: write after read
S1 : . . . = x;
S2 : x = . . . ;
• Output dependence: write after write
S1 : x = . . . ;
S2 : x = . . . ;
In addition, read after read is other possible combination of statements. Data dependence does not
exist in this combination, but it provides opportunity for data reuse.
When the statements are put in a loop structure and the data dependencies above arise, we can classify
them as loop independent or loop carried [AK84].
• Loop independent data dependence: data dependence described above occurs in the same loop
iteration. For example, in Fig. 2.18 (a), read after write of the same element of array A[i]
occurs in the same loop iteration.
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       Do i = 0 to N-1
S1:      A[ i ] = …;
S2:      … = A[ i ];
       Enddo
              (a)
       Do i = 0 to N-1
S1:      A[ i ] = …;
S2:      … = A[ i-1 ];
       Enddo
              (b)
       Do i = 0 to N-1
           Do j = 0 to N-1
S1:      A[i, j ] = …;
S2:      … = A[i, j-1];
           Enddo
       Enddo
              (c)
Figure 2.18: Data dependence examples.
• Loop carried data dependence: data dependence described above occurs in diﬀerent loop
iterations. For example, in Fig. 2.18 (b), read after write of the same element of array A[i]
occurs in the successive loop iterations.
Data dependence in a loop nest can be represented by a dependence vector [WL91, MCT96], which
captures both the direction and distance of a dependence. Given a N -level loop nest, an iteration
vector [Wol95] is a vector of loop indices x = (I1, I2, . . . , IN ), where I1 is the outermost loop index
variable and IN is the innermost loop index variable. Each iteration vector represents an execution
of statements within the loop body. Because the loops are iterated in order, the iteration vectors
execute in lexicographic order [AK84]. If two loop iteration vectors x and y carry data dependence,
e.g. computation in iteration vector y depends on the results calculated in iteration vector x, then
the dependence vector is d = y − x with each entry di ∈ Z. As x is lexicographically prior to y, d is
lexicographically greater than 0 and |di| denotes the distance of the dependence in loop Ii. In this way,
the dependence vector presents the dependence information in direction and distance. For example, in
Fig. 2.18 (c), the iteration vectors (1, 1), (1, 2), (2, 1), (2, 2) are in lexicographic order. Iteration vector
(1,2) depends on iteration vector (1,1) and iteration vector (2,2) depends on iteration vector (2,1).
The dependence vector thus is (0,1), meaning that the dependence is carried in loop j and is between
successive iterations of the loop.
Types of Data Reuse
Data reuse possibility occurs when the same data are accessed several times. By buﬀering these data
in local memory, data reuse reduces the number of accesses to large background memories. Therefore,
data reuse has been usually discussed in the context of loops and four types of data reuse have been
introduced in [MCT96].
• Self-temporal reuse: the same data are accessed by a single array reference repeatedly. For
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Do i = 0 to N-1
   Do j = 0 to N-1
      … = A[ j ] + A[ j-1] + B[i, j ];
   Enddo
Enddo 
Figure 2.19: Data reuse example.
example, in Fig. 2.19, A[j] repeatedly accesses a block of data for each iteration of loop i.
• Group-temporal reuse: the same data are accessed by diﬀerent references to the same array.
For example, in Fig. 2.19, A[j] and A[j − 1] access the same data in the successive iterations of
loop j.
• Self-spatial reuse: the data accessed by a single array reference are on the same cache line or in
the same level of a memory hierarchy.
• Group-spatial reuse: the data accessed by diﬀerent references are on the same cache line or in
the same level of a memory hierarchy. For the spatial reuse case, memory organization mode
should be taken into account. In Fig. 2.19, if data are stored in row major mode, reference
B[i, j] has spatial reuse in loop j. If data are stored in column major mode, B[i, j] has spatial
reuse in loop i.
When the statements containing array variables are put in a loop nest, two special cases of data reuse
arise: intra-reuse and inter-reuse [CdGS98]. Assuming array A stored in oﬀ-chip memory is accessed
in a N -level loop nest and array RLAj mapped in local memory is introduced between loops Ij−1 and
Ij to buﬀer data of A as shown in Fig. 2.20,
• Intra-reuse: the data of the array RLAj are read many times in the inner loops (Ij , . . . , IN ).
• Inter-reuse: when loop Ij−1 iterates, if two successive sets of data stored in RLAj contain the
same data, then this part of data will stay in RLAj and be repeatedly accessed in the inner
loops again. In this way, the number of oﬀ-chip memory accesses could be further reduced.
Data reuse in a N -level loop nest can be also represented by vector r = (r1, r2, . . . , rN ) with ri ∈ Z,
called a reuse vector, which, like a dependence vector, presents the distance and direction of data
reuse over loop iteration vectors. The reuse space of each type of data reuse described above is a span
of corresponding reuse vectors span{r1, r2, . . . } [WL91]. For instance, in Fig. 2.19, the self-temporal
reuse space for reference A[j] is span{(1, 0)}.
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Do I1 …
    Do Ij-1 …
        Load (RLAj, A);
        Do Ij …
             Do IN …
                … = RLAj [ ];
             Enddo
        Enddo
    Enddo
Enddo
...
...
...
...
Figure 2.20: A N -level nested loop with a buﬀer RLAj.
To improve data locality, frequently accessed data should be buﬀered in local memories and loop
iteration vectors that access the same data or access consecutive locations of the local memory should
execute as close in time as possible, while obeying the data dependencies between loop iteration
vectors.
2.5.2 Exploiting Data Reuse in Embedded Processor-based Systems
As the mismatch between fast processors and slow memories has been increasing, a large amount
of work has been done to deal with data locality in embedded systems, in order to improve system
performance. The main contributions are from two areas: code transformation in the software and
local data memory organisation in the hardware.
Code Transformation
In this section, we summarize the most important code transformations proposed in the literature,
loop transformations and data transformations.
Since data reuse exists typically inside the loop structure, loop transformations are certainly the
most eﬀective techniques to improve temporal and spatial locality. As the size of cache is limited and
conventional cache memory works under associativity policy and deals with data in units of lines, there
exist cache misses, such as capacity misses and conﬂict misses, that worsen the cache performance
by evicting reused data out of cache. Thus, data reuse within the innermost loop has the greatest
opportunity to be exploited in cache leading to locality improvement [WL91, MCT96]. To keep reused
data in cache and reduce misses, loop permutation, reversal, skew, tiling, fusion and distribution have
been used in [AK84, WL91, MCT96, KCRB98]. Speciﬁcally, McKinley et al. [MCT96] propose a
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model for estimating the total number of cache line misses caused by all array references in a loop
nest, which ﬁrst estimates the number of cache misses for each reference group (group reuse) during
the innermost loop iterations and then multiplies the value with the number of iterations of all other
outer loops to obtain the number of cache misses in the whole loop nest for each group and ﬁnally
sums up the numbers of misses of all reference groups. The total number of cache line misses has been
estimated after applying combined loop permutation, loop reversal and loop fusion and distribution
to determine a compound loop transformation which reduces cache misses. To exploit data reuse
across multiple loop levels, loop tiling is used in [WL91] to partition inner loops into tiles that can
ﬁt into cache, after applying other loop transformations. The number of cache misses per iteration
is used as a measurement for diﬀerent loop transformations. Apart from these, in [WL91, KCRB98]
loop interchange, reversal and skew are expressed as unimodular matrix transformations. The eﬀects
of these loop transformations are simply presented by the multiplication of unimodular matrices and
iteration vectors (dependence vectors). This facilitates the exploration of loop transformations. For
example, assuming column-major data layout in the main memory, the code in Fig. 2.21 (a) has low
spatial locality. A loop interchange as shown in Fig. 2.21 (b) improves this and can be represented as
(u, v)T =
⎛
⎜⎝ 0 1
1 0
⎞
⎟⎠ (i, j)T .
Another technique is data transformations that improve spatial locality. Data transformations have
been referred to data layout optimizations and applied to transforming subscript expressions of array
references [KCRB98]. Data layout is the way in which elements of an array are successively stored in
memories, such as column-major, row-major, diagonal and anti-diagonal. Kandemir et al. [KCRB98]
express data transformations as unimodular matrix transformations as well. Continuing with the
example in Fig. 2.21, the same eﬀect of (b) can be achieved by data transformation and the new
subscript expressions of array U are
⎛
⎜⎝ 1 0
1 −1
⎞
⎟⎠ (i + j, j)T as shown in Fig. 2.21 (c). In [KCRB98]
loop transformations are ﬁrst applied to improve temporal locality of some references and then data
transformations are performed on other references which do not exhibit temporal reuse to improve
spatial locality. A heuristic approach is used to determine the unimodular matrices expressing loop
and data layout transformations respectively. Kadayif et al. in [KK04] extend [KCRB98] to allow the
same array to have diﬀerent layouts in multiple loop nests, while previously the layout of an array is
ﬁxed in a code. At compile time, the approach [KCRB98] is recursively applied to a partition of a set
of loop nests which is recursively partitioned, and an array in diﬀerent partitions can have diﬀerent
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Do i = 0 to N-1
   Do j = 0 to M-1
       … = U(i+j, j)…;
   Enddo
Enddo
            (a)
Do u = 0 to M-1
   Do v = 0 to N-1
       … = U(u+v, u)…;
   Enddo
Enddo
            (b)
Do i = 0 to N-1
   Do j = 0 to M-1
       … = U(i+j, i)…;
   Enddo
Enddo
            (c)
Do i = 0 to N-1
   Do j = 0 to M-1
U’(j, i) = U(i, j);
   Enddo
Enddo
            (d)
Figure 2.21: An example for loop and data transformations [KCRB98, KK04]. (a) Original code. (b)
Loop transformed code. (c) Data transformed code. (d) Transforming data layout code.
data layouts if this beneﬁts data locality. If an array has diﬀerent layouts in diﬀerent loop nests,
then at run time a code inserted into the original code executes to transform the layout dynamically.
A code for transforming array U from row-major to column-major is shown in Fig. 2.21 (d) and U ′
replaces U in the subsequent part of the original code. This code comes as an overhead and may
also cause cache misses in itself. Therefore, a cost function similar to the one in [MCT96] is used to
estimate the overall number of cache misses.
As described above, loop and data transformations work on a program to improve data locality
targeting underlying hardware cache. However, due to the inherent characteristics of cache, some
cache misses can not be avoided by means of code transformations alone. Therefore, diﬀerent data
cache organizations and extensions to the data memory system have been addressed.
Local Data Memory Organisations
Cache (hardware-controlled memory) has been the most successful on-chip data memory in embed-
ded processors to exploit data reuse. In general, it is applicable to all applications and dynamically
determines what data should be buﬀered. However, due to the generality, traditional cache works
ineﬃciently for data-dominated applications which involve large working data sets, and conﬂict cache
misses occur intensively and are hard to be predicted and reduced [TFJ94, AVN95, PO01, KRI+04].
Therefore, advanced local data memory systems have been proposed, such as cache prefetcher, parti-
tioned cache, cache combined with scratch-pad memory (SPM), and customized scratch-pad memory.
Optimized Cache In [TVNG03] a hardware prefetcher has been incorporated into the cache system
to reduce cache misses, especially targeting conﬂict misses. Repeatedly occurring conﬂicting memory
addresses are recorded and the time intervals between successive conﬂicting addresses are estimated.
Based on the predicted interval, the line of expected data will be scheduled to be prefetched into a
buﬀer adhering to the on-chip cache to reduce cache misses in the future. For a predictable memory
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access pattern, prefetching is eﬀective to reduce cache misses.
Cache partitioning is to divide the cache at the same level into multiple independent partitions.
In [AVN95, SID05] a dual data cache architecture at the same memory level has been proposed to
improve data locality. One data cache is used to exploit spatial locality and another is used to exploit
temporal locality. A prediction mechanism is needed to determine what data should be cached and
which partition they should go, in terms of their predictable locality. Petrov et al. [PO01] propose an
approach to customize the data cache into multiple isolated partitions and only buﬀer the elements
of the array references exhibiting data reuse in the same partition, in order to reduce the cache
misses caused by interferences of irrelevant references. A hardware controller tracks the information
about which array reference mapped in which partition and records memory access instructions and
the corresponding accessed partition in order to further reduce cache tag operations for successive
memory accesses to the same partition.
Cache and SPM Complementing the cache system, scratch-pad memory (SPM) has been recently
integrated into embedded systems. SPM is on-chip memory which is allocated to intermediately store
data and is controlled by software. When and which data are stored in the on-chip memory are
determined at compile time [IBMD04]. Compared with oﬀ-chip memory, SPM has small size [AC05],
low power consumption and short access latency. Compared with cache memory, it could have the
same access latency [KRI+04] and lower cost (both area and power consumption) because it does
not need a control circuit [AC05, BSsL+02, SWsLM02]. These characteristics make SPM suitable to
buﬀer frequently used data with regular access patterns that largely exist in embedded multimedia
applications and eliminate conﬂict misses existing in pure cache systems.
A typical system architecture where a cache and a SPM are integrated is shown in Fig. 2.22. At run-
time, the processor core can access the cache or SPM, and it sends control signals to activate either
of them at a time. Therefore, at compile time, which part of data is stored in the SPM and which
part of data is stored in the oﬀ-chip memory that are accessed through cache should be determined,
and corresponding control signals should be formed. If a set of data is assigned into the SPM, then
it should be ﬁrstly written into the SPM, by adding a piece of code where data transfers between the
SPM and the oﬀ-chip memory are explicitly described into the original program. Several approaches
have been published for managing scratch-pad memories (SPM) and cache in embedded systems.
A static method to use SPM is presented in [PDN97], where data are partitioned into the SPM or
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Figure 2.22: A system architecture consisting of cache and SPM [KRI+04].
the oﬀ-chip memory at compile time and data transfer from the oﬀ-chip memory to the SPM is only
executed once at run-time. The data resident in the SPM include scalar variables, scalar constants,
and array variables which can ﬁt in the SPM and are more often accessed and more likely in conﬂict
with other arrays. Other large arrays are assigned in the oﬀ-chip memory. In this way, the cache
conﬂict due to those arrays assigned in the SPM can be reduced. However, the conﬂict misses may
still exist among the large arrays, and the ﬁxed data partitions may not eﬃciently exploit the available
SPM space. This work has been extended and formulated as a 0-1 Knapsack Problem in [PDN00].
Each array is associated with a factor that indicates the possibility of cache conﬂict caused by this
array as ‘proﬁt’ and the required SPM size as ‘weight’. Also, multiple arrays can share the same SPM
space if they are not alive concurrently.
A dynamic management approach for SPM has been proposed in [KRI+04]. At run-time, the SPM
will be reloaded many times and the contents of the SPM can be written back to the oﬀ-chip memory
if these processed data will be used in the future computation. In [KRI+04], loop tiling is used to
improve data locality for a given loop nest and then the data tile of each array, which is a set of data
of an array accessed in a loop tile, is stored into the SPM. The size of the data tile is a key parameter
that needs to be determined using this approach. A memory access cost model, which counts the
costs of transferring data between the oﬀ-chip memory and the SPM, is used to evaluate diﬀerent loop
and data transformations and choose the size of the data tile. This approach is similar to the one in
[KCRB98] but targets a memory system with SPM and cache.
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Customized SPM Given the advantages of SPM in performance, area and power consumption,
SPM-based embedded systems without cache have arisen for real time multimedia applications, where
the memory access pattern is usually regular and can be known statically. Therefore, for a speciﬁc
application, the SPM system can be customized to fully exploit data reuse.
Dynamic SPM allocation approaches have been proposed in [UB03, VWM04] for the two-level memory
architecture with oﬀ-chip memory and on-chip SPM. The approach [UB03] identiﬁes points in a
program to insert code for transferring data between the SPM and the oﬀ-chip memory, such as the
start of a procedure and the start of a loop. At each point, the proﬁt of loading reused data of
variables that will be accessed afterwards to SPM is calculated, which includes the gain from reusing
the loaded data, the loss of evicting data of old variables that may be used in future and the cost of
loading and storing data between the SPM and the oﬀ-chip memory. A greedy algorithm is proposed
to determine the most proﬁtable data transfer for each point. In [VWM04], a similar SPM allocation
problem is formulated as an Integer Linear Programming problem with the objective of minimizing
energy. This approach works on a control-ﬂow graph, analyses the life time of data to reuse SPM
space for multiple references, and deﬁnes a binary variable for each possible data transfer between
SPM and oﬀ-chip memory to indicate whether the corresponding transfer is executed. The control
ﬂows and SPM size are constraints. Partially buﬀering array variables in SPM is not considered in
these approaches. Further improvement of data locality over multiple loop nests has been addressed
in [KCL06]. The iteration space of all loop nests is partitioned into nonintersecting sets and each
set accesses a data block of an array. The approach uses a greedy heuristic to schedule these sets of
iterations so that the sets accessing the same data block execute as close as possible, in order to reuse
the block of data, while respecting data dependence.
Customized multi-level SPM memory systems have been developed in [CdGS98, KC02, IBMD04]. In
these approaches loop levels are used to deﬁne SPM levels, i.e. data accessed within a loop or a loop
nest are more likely reused and are stored in a SPM level. In [CdGS98], for each array in a loop
nest, all possible memory hierarchies are explored and a memory hierarchy is determined based on
a power-area cost model which estimates and trades oﬀ the power consumption and the area cost.
The ﬁnal SPM hierarchy is implemented while combining all arrays’ memory hierarchies based on a
heuristic that tends to reduce memory requirement at each level. Kandemir et al. [KC02] propose
a compiler-directed SPM hierarchy design approach to explore multi-level data reuse. Self-temporal
reuse and intra-reuse are mainly focused in this work. Data reuse vectors are employed to indicate the
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opportunities for locality improvement. The positions of non-zero entries in a reuse vector correspond
to the loops where data reuse exits. Each non-zero entry could be a SPM level and all data used in
the inner loops which are inside the loop corresponding to the entry are transferred to the SPM level
from the previous SPM level or oﬀ-chip memory. Loop transformations are applied to change the
loop iterations and thus the reuse vectors, in order to simplify the data reuse level identiﬁcation and
adjust the number of SPM levels. This approach, however, could suﬀer from a problem that the reused
data located in the SPM may not be continuous, so that the required memory is much larger than
the size of reused data (see Chapter 4). Another approach for generating SPM memory hierarchy is
presented in [IBMD04]. This approach is applied independently of loop transformations, and focuses
on automating data reuse detection. Like [CdGS98] it explores data reuse in terms of loop levels;
however, it only stores the set of temporally reused data of the arrays in the SPM while the remaining
of the arrays are fetched directly from the oﬀ-chip memory. Therefore, to access an array reference,
control logic is needed, which determines which part of an array should be copied to the SPM and
where a datum of an array should be read from. The size of the SPM used in this approach is exactly
same as the number of reused data. To achieve this, all loop iteration vectors have been classiﬁed to
ﬁnd those accessing the same data. Therefore, the computational complexity of this approach could
be high. Finally, the authors explicitly discuss the increase in the execution time due to the additional
control logic.
The approaches described above target regular arrays accessed in loop nests, while the approach
[AC06] explores data reuse in the SPM when arrays are irregularly accessed inside a loop nest. In this
work, an array is regularly accessed or directly-indexed if its index expression is an aﬃne function of
only indices of loops surrounding the array; and an array is irregularly accessed or indirectly-indexed if
other arrays exist in its index expression apart from the indices of loops surrounding it. Based on this
deﬁnition, this work extends the approaches for the regular array access to indirectly-indexed arrays.
When analysing the data reuse of an indirectly-indexed array in a loop nest, the approach ﬁrst moves
the directly-indexed arrays out of the index expression of the indirectly-indexed array to make it a
directly-indexed array. Then, the existing data reuse analysis approaches are applied to all directly-
indexed arrays. The data reuse vectors of the indirectly-indexed array is taken as the common data
reuse vectors of all directly-indexed arrays. After that, similarly, data reuse is determined in terms of
loop levels of the loop nest. A cost model, which is similar to the one in [KRI+04] but also considers
the cost of accessing data from the SPM, is exploited to seek optimized data locality and the size of
the reused data suitable for ﬁtting in the SPM. In this work, the indirectly-indexed arrays are assumed
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to not be written in the same loop when they are read. Otherwise, the reused data can be changed.
2.5.3 Exploiting Data Reuse in FPGA-based Systems
FPGAs have been also widely used in embedded systems. The hybrid storage resources available in
FPGAs provide ﬂexibility to implement various memory system architectures to exploit data reuse.
Some of the approaches described above are applicable to the FPGA-based systems. However, there
are some diﬀerences between the processer-based systems and the FPGA-based systems, notably the
large amount of logic cells and the embedded RAM blocks with discrete sizes. They can be conﬁgured
as registers, distributed RAMs, caches or SPMs.
There exist some research works on buﬀering reused data in FPGA on-chip embedded RAMs and
registers [ACCL06, DP00, BPD04, BD05]. Ang et al. [ACCL06] implement a multi-port cache system
in FPGAs. Several sub-caches, each of which is realized using embedded dual-port RAM blocks,
are equally connected with the oﬀ-chip memory and the on-chip datapath via arbitration logic that
determines which sub-cache can access the oﬀ-chip memory and can be accessed by the datapath.
These sub-caches can be accessed in parallel as long as the accesses are to diﬀerent sub-caches. The
impact of the cache line size, the number of sub-caches and the arbitration logic on the performance
and resource utilization has been discussed. In [DP00] a multi-dimension shift register structure is
proposed to reuse input data and thus reduce bandwidth requirement. A two-dimensional structure
is shown in Fig. 2.23. This structure is similar to one in [WL99] that uses RAMs in the vertical
direction as shown in Fig. 2.17. This approach is limited to perfectly nested loops without loop
carried dependencies and group-temporal reuse with the constant reuse distance in each dimension.
Also, a long shift register in any dimension would add a long latency to the system. In [BPD04] the
scalar replacement technique is used to buﬀer repeatedly accessed elements of arrays in registers or
on-chip RAMs. A simple algorithm is used to assign reused data in on-chip storage elements. For
an array whose elements are accessed several times, the array is ﬁrstly assigned to be fully stored
in registers if there are enough available registers. Otherwise, it is stored in on-chip RAMs. In the
case when there are not enough on-chip RAMs left, this array can only be accessed from the external
memories. Baradaran et al. extend this work in [BD05] to select arrays more beneﬁcial to minimize
the execution time and store them in the limited amount of registers. The arrays located in the critical
data paths are the candidates and registers are equally assigned among the arrays in the same cut of
a critical graph which includes all critical paths of a design. A greedy algorithm assigns registers to
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Figure 2.23: A 2-D shift register structure [DP00].
all cuts of the critical graph in nondecreasing order of the register requirement of the cuts. Due to the
limited amount of registers, some arrays may be only partially buﬀered in registers and the remaining
elements are stored in on-chip RAMs.
The approaches described above all demand the quantiﬁcation of memory usage, in order to determine
whether the designs are feasible, and to allocate memory resources. Analysing reuse vectors has been
the main means of obtaining this quantity in a loop nest [RHKN01, SH01]. In [RHKN01] the number
of distinct elements of arrays accessed in the nested loops is estimated for self-reuse or group-reuse
of uniformly generated references (the references are referred to the same array and the subscript
functions of these references diﬀer only in constants [RHKN01]) in two situations. One is that the
dimension of the array is the same as the number of nested loops and in each dimension there is only
one loop index. In another situation the dimension of the array is less than the number of loops. In
either situation, the number of repeated accesses to the array is calculated and is subtracted from the
total number of loop iterations to obtain the number of distinct memory accesses that determines the
memory requirement. The approach proposed in [SH01] estimates the number of registers required for
scalar replacement. Scalar replacement is to store repeatedly accessed array elements in scalar registers
to reduce memory accesses. Four reuse opportunities have been identiﬁed, including loop-independent
reuse and loop-dependent self/group/both temporal reuse. For each case, the register requirement is
calculated based on the reuse distances and the reuse types indicated by the reuse vectors.
Once the memory requirement for exploiting data reuse is quantiﬁed, one can determine the reuse
scheme in a target platform, such as full data reuse with enough storage resources, partial data reuse
with limited storage resources [BD05, SH01] or multiple reuse levels [BPD04]. In other words, the
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memory resource imposes a constraint on improving data locality. Therefore, minimizing memory
requirement is also a critical task for exploiting data reuse. In the next section, several memory reuse
approaches will be introduced.
2.5.4 Memory Reuse
Memory reuse is a technique to store multiple array elements into the same memory cell if these
elements have non-intersecting life time. In this way, the memory size required for storing the array
can be reduced. A memory mapping from a large virtual addressing space expressed by array indices
or loop iterators to a small memory space is involved in this technique. Several works in this ﬁeld
propose heuristic algorithms to reuse memory, with respect to linear modular mappings, i.e. linear
mappings followed by a modulo wrapping operation.
Analysing data dependence to determine when a datum is produced and when it is consumed last, i.e.
the life period of the datum, is the necessary step. Catthoor et al. [CdGS98] optimize the storage order
of data to reuse memory. Two cases are involved in this approach: intra-array storage optimization
and inter-array storage optimization. For the former, a promising canonical linearization of the array
index expression is chosen in terms of the minimal maximum distance between two addresses occupied
by the array during its life time. This minimum is used as a modulus to map the array into memory.
For the latter, the memory space is dynamically assigned among diﬀerent arrays in terms of their
lifetime. Lefebvre et al. [LF98] propose a method to improve parallelism of a static control program
by transforming the program into the single assignment form. They observe that the single assignment
form increases the memory requirement. Therefore, they analyze the data dependencies existing in
the program [Fea91], obtain the lifetime of data for a statement, and then exploit existing output
dependence (write after write) and/or introduce extra output dependence to reuse memory. Darte
et al. [DSV05] have recently provided a mathematical framework to study generalized storage space
reuse problem for a scheduled program. The aim here is to build a modular mapping from the original
array indexing to a new, smaller, array indexing, which can reuse memory. Two heuristics have been
proposed for the central mathematical problem involved: ﬁnding a lattice which only intersects a given
zero-symmetric polytope at the zero vector [DSV05].
These works focus on memory reuse without considering data reuse. The approach in Chapter 4
extends the work [DSV05] by considering data reuse explicitly. Therefore, the heart of the approach
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in [DSV05] will be brieﬂy described in the following paragraph.
As mentioned above, the goal of the approach [DSV05] is to obtain a modular mapping for an array so
that the memory space occupied by this array is minimized. It is shown in [DSV05] that the modular
mapping g(x) can be built from the kernel of the mapping. The kernel of g(x) is the set of points
{x | g(x) = 0,x ∈ Zn}, which can be represented by a lattice, i.e. a linear combination of n basis
vectors in Zn. The approach essentially enforces the rule that every two array indices (conﬂicting
indices) that correspond to array elements with the intersecting life time will never be mapped to
the same memory cell. Therefore, the approach operates on the conﬂicting index diﬀerence set—the
set of diﬀerences of conﬂicting indices—that can be represented by a zero-symmetric polytope, and
ﬁnds a modular mapping whose lattice only intersects the polytope at the zero vector to guarantee no
conﬂicting indices mapped to the same location. To ﬁnd the modular mapping, the approach exploits
the notion of successive minima of a polytope K in the vector space Zn. For 1 ≤ i ≤ n, the ith
minimum λi is λi(K) = inf{λ > 0 | dim(Vect(K/λ ∩ Zn)) ≥ i}, where Vect(V ) is the vector space
formed by linear combinations of elements of a set V , as deﬁned in [DSV05]. In fact, the minimum
λi is a scaling factor of K so that K/λi intersects Zn at at least i linearly independent integer points.
The approach thus chooses a set of integers {ρ1, ρ2, . . . , ρn} such that ρi is greater than λi while ρi−1
is a multiple of ρi. This means that the intersection of K/ρi and Zn contains at most i − 1 linearly
independent integer points, and for any nonzero integral point x in K the point ρ1x is outside K.
Then a basis (e1, e2, . . . , en) of Zn is chosen such that the intersection of K/ρi and Zn is a subset
of the vector space formed by the basis (e1, . . . , ei−1). Finally, a lattice is built based on the basis
(ρ1e1, ρ2e2, . . . , ρnen) and only intersects the polytope K at zero vector, as ρi enlarges the lattice at
direction i where λi is found. As described, it is important to choose both the scale integer ρi and
the vector ei that is related to the ith minima of the given polytope K. It is this intuitive idea that
is exploited in our work in Chapter 4.
We demonstrate that by combining with memory reuse we minimize the memory requirement in data
reuse exploration.
2.5.5 A Summary of Data Reuse
The approaches described in Sections 2.5.2 and 2.5.3 for exploiting data reuse widely start with the
data dependence analysis, and then their eﬀorts can be classiﬁed into three categories as shown below.
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• For a given ﬁxed hardware structure, code transformations, including loop transformation and
data transformation, have been applied to improve data locality [AK84, WL91, MCT96, KCRB98,
KK04].
• For a code after the code optimizations, a system architecture has been customized to exploit
data reuse [TVNG03, AVN95, SID05, PO01, PDN97, KRI+04, UB03, VWM04, KCL06, CdGS98,
KC02, IBMD04, AC06].
• For a programmable hardware platform, both code transformations and system structure cus-
tomization have been explored [ACCL06, DP00, BPD04, BD05].
In each case, local memory as the intermedium to exploit data reuse is the critical resource. The
memory reuse approaches in Section 2.5.4 can be introduced to reduce the local memory requirement
or eﬃciently use the local memory resource for data reuse exploitation.
2.6 Loop-level Parallelization Combined with Data Reuse
Improvement of the parallelism of programs has been a hot topic in the computing community and
recently attention has increasingly turned to exploiting hardware parallelism, as the single processor
system has reached its upper bound of performance and multi-processor systems and multi-core pro-
cessors have appeared [MC97]. Instruction-level parallelism, loop-level parallelism and thread-level
parallelism are the most popular types of parallelism exploited in software and hardware paralleliza-
tion. The instruction-level parallelism with the ﬁnest granularity has been widely used in the exist-
ing hardware compilers (Section 2.4), and pipelining is a typical instance of this type of parallelism.
Instruction-level parallelization has a signiﬁcant eﬀect on programs with a large amount of instructions.
Loop-level parallelization, where multiple iterations of loops simultaneously execute, is in a coarser
granularity. Thread-level parallelization is a view of parallelism at the system level. Each thread has
its own instruction stream and control ﬂow [LN02]. Among all these types of parallelism, we will focus
on loop-level parallelism, because of the fact that in most applications loops form the main body of
the programs and take a large proportion of the system execution time [Ban94, KVN+06, DRV00].
One loop iteration can execute in parallel with another loop iteration if there is no data dependence
between them. Therefore, data dependence analysis is also the starting point for loop parallelization.
Many approaches targeting loop parallelization have been proposed independently of the underlying
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hardware structure. Loop transformations have been used in [Ban94] to change the dependence struc-
ture and enable loop parallelization for programs with perfectly nested loops. Theorems about the
validity of the loop transformations and existence of loop-level parallelism after the loop transforma-
tions have been proposed for the loop nest. The classical methods for analysing data dependence
and detecting loop parallelism in regularly nested loops have been stated in [DRV00]. Despite the
existence of parallelism, the performance improvement in reality is limited by the target hardware
platform, especially the processing units available to perform the partitions of loop iterations and the
memory subsystem providing parallel data accesses. There is signiﬁcant work on mapping sequential
loop structures onto systolic arrays with unlimited and limited processors [MC97]. A systolic array
is a multi-dimensional array of processors, usually interconnected with neighboring processors. Each
processor has a local memory and performs the ﬁxed functions. The basic working mode of the systolic
array is like a multi-dimension pipeline [MC97]. Therefore, the approaches in [MC97, LN02, MVV+03]
focus on partitioning, assigning and scheduling computations among the processors to improve paral-
lelism, while observing the data dependence. Gupta et al. [GB92] identify two objectives, in conﬂict
with each other, distribution of data under computation on as many processors as possible and re-
duction in the communication among processors, in data distributions over multiple processors. They
propose a technique for performing data alignment and distribution to determine data partitions
suitable to the distributed memory architecture.
The descriptions in the previous paragraph and in Section 2.5 reveal the link between loop paral-
lelization and data reuse. The loop parallelization is limited by the number of parallel data accesses
to fetch the operands, while data reuse potentially increases memory bandwidth by buﬀering data in
local memories, given the fact that on-chip memory provides a much larger bandwidth than oﬀ-chip
memory. In other words, the data reuse beneﬁts loop-level parallelism. However, exploration of both
data reuse and parallelization has been discussed in only a few previous works and has been done in
two steps. Catthoor et al. [CdGS98] ﬁrst explore data reuse and determine the promising data reuse
options (see Section 2.5.2), and then computations that execute in parallel and involve data accesses
are scheduled and memory resources are allocated to provide the data availability on time. Several
works ﬁrst improve the parallelism of algorithms based on the parallel hardware structures and then
consider data reuse between the parallelized partitions of the algorithms. Issenin et al. [IBDD06] pro-
pose an approach to customize the memory organisation for a multiprocessor system. The approach
ﬁrst parallelizes the algorithm under consideration to execute on multiple processors. Then, the data
reuse analysis like one in [CdGS98] is performed for each partition of the algorithm that executes in
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one processor. After that, the data reuse options of those parallel partitions that access the same set
of data are considered together to determine the ﬁnal reuse options and the corresponding memory
organisation. Eckhardt et al. [EM99] recursively apply the locally sequential globally parallel (e.g. a
loop nest with a Doall loop iterating outside a Do loop) and the locally parallel globally sequential
(e.g. a loop nest with a Do loop iterating outside a Doall loop) partitioning schemes to mapping an
algorithm with aﬃnely nested loops onto a processor array. A hierarchical memory system consists of
registers used as the local memory for each processor and on-chip and oﬀ-chip memories used as the
shared memory. The idea is to partition the algorithm such that the statements that access the same
set of data are assigned and scheduled onto the same or neighboring processors, in order to reduce ac-
cesses to the high levels of the memory hierarchy. The data reuse is modeled in terms of partition sizes,
which, in turn, are constrained by the processor array. A greedy algorithm is proposed in [BD06] for
mapping array references resident in computation critical paths onto FPGA on-chip memory resources
to provide parallel data accesses for instruction-level parallelism. The algorithm only produces a lo-
cally optimal solution. For an array that is accessed by several instructions in parallel and with reused
data, it is buﬀered on-chip as a whole and duplicated into diﬀerent memory banks. In [GBN04] loop
transformations, such as loop unrolling, fusion and strip-mining, are performed before the exploitation
of data reuse. In [SZA+00], authors experiment with the eﬀects of diﬀerent data reuse transformations
and memory system architectures on the system performance and power consumption. The explored
memory architectures include distributed memory, shared memory and combined architecture. The
results prove the necessity of the exploration of data reuse and data-level parallelization.
2.7 Summary
This chapter has presented a background of the ﬁeld of data reuse and parallelization in hardware
compilation. The state of the art in two important components, C-like languages and hardware
compilers, in the C-to-gates design ﬂow has been summarized.
Most eﬀorts involved in the hardware compilers from both commerce and academia have been given to
eﬀectively exploiting hardware resources to improve parallelism, timing operations, interfacing hard-
ware components with software components, and customizing numerical representation in hardware.
Only a few hardware compilers and frameworks have considered optimizing memory systems and
reusing data. AccelDSP Synthesis [Xilb] and Catapult C Synthesis [Gra] allow memory mapping on
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speciﬁed RAM/ROM resources. DK Design Suite [Sola] and C2H [Alt] automatically pipeline memory
accesses. ROCCC [GBN04] uses a well-designed controller to buﬀer data in registers, SPC [WL01]
exploits a shift memory structure to reuse data, and Cameron [HRB+99] just simply buﬀers all data in
local memory. Apparently, there is a gap in research optimizing data transfer and storage in existing
hardware compilers.
Some approaches to data reuse have been proposed for embedded processor-based systems and FPGA-
based systems. Code transformations, including loop transformations and data transformations, are
the major methods to reveal data reuse at the software level. Cache, SPM, and customized memory
hierarchy are the hardware media to ﬁnally exploit data reuse and improve data locality. However,
these approaches have not been fully formalized, and some details involved in data reuse have not
been explicitly discussed and formulated.
Moreover, some approaches to memory reuse and parallelization have been also introduced. However,
none of these approaches and those data reuse approaches considers the links of memory reuse and
parallelization with data reuse.
These issues are addressed by this thesis and the proposed approaches complement the existing hard-
ware compilers and frameworks.
Chapter 3
Proposed Data Reuse Approach
3.1 Introduction
As mentioned in the previous chapter, the aim of this work is to automate data reuse exploration, in
order to optimize data transfer and storage in data dominated applications. In this chapter, a data
reuse approach [CdGS98] is formalized and reﬁned to direct the data reuse exploration in a platform
with potentially multiple memory levels in Section 3.2 [LMC06]. This approach targets self reuse and
intra-reuse, and exploits data reuse in local scratch-pad memory and/or registers.
Following this approach, we have explored data reuse for the full search motion estimation algorithm,
which is a typical kernel involving a large amount of data accesses, in an FPGA-based platform step
by step in Section 3.3. This detailed exercise illustrates how to identify data reuse options, how to
select the most promising data reuse options, and what factors aﬀect the ﬁnal data reuse decisions,
and also reveals that an algorithm could have a large number of data reuse designs available.
The manual implementations of some of data reuse designs of the full search motion estimation algo-
rithm in an FPGA-based platform (Section 3.3.2) have been performed in Section 3.4 to demonstrate
the impact of exploiting data reuse on system performance and highlight some of the issues that should
be taken into account in the future. The experimental results show that exploiting data reuse can
lead to a performance improvement more than 20 times, an oﬀ-chip memory access reduction up to
41 times, which corresponds to system power consumption reduction, and also an increase in on-chip
resources in the targeted FPGA-based platform. In Section 3.5, it is concluded that it is necessary
to trade oﬀ system performance, power consumption and area to make the ﬁnal data reuse decisions,
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and that it is necessary to automate the data reuse exploration.
Therefore, the main contributions of this chapter are a presentation of a systematic data reuse approach
and a study of using it for the full search motion estimation algorithm. In contrast to previous
approaches for data reuse exploration, the following issues are considered:
• Physical memory hierarchy available in FPGA-based platforms.
• Exploitation of data reuse assuming storage of all the data of the targeted algorithm on chip.
• Explicit evaluation of the area overheads introduced by the data reuse exploitation and the
impact they have on the device size and cost.
• Combination of data reuse exploitation with data-level parallelization to further develop the
beneﬁt from exploiting data reuse.
3.2 Proposed Data Reuse Approach
The proposed data reuse approach targets aﬃne N -level nested loops (I1, I2, . . . , IN ), where I1 is the
outer-most loop and IN is the inner-most loop, with R references Ai (1 ≤ i ≤ R) to arrays stored
in the highest level of a targeted memory hierarchy and accessed inside the loops. For the references
which are only read in the loops, a set of reused data will be temporally buﬀered locally and be
overwritten when new data come in. Many image and video/audio processing applications fall in this
case. For those references which are read and written in the loops, if the updated data will be used
in future, then the data will be written back to the original memory before new data occupy the
same local memory space. Loop bounds are aﬃne functions of outer loop indices and array indexing
expressions are also aﬃne functions of loop indices. Aﬃne array indexing functions can potentially
be multi-dimensional and can be represented as f(I1, . . . , IN ) = Fx+ c, where F is a M ×N matrix
representing a mapping from the iteration space of the loops to the memory space of a M -dimensional
array, x is an iteration vector (I1, I2, . . . , IN )T and c is a constant vector (c1, c2, . . . , cM )T .
Example 3.1 A simple example is shown in Fig. 3.1 (a), where there are two nested loops and an
array A stored in the highest (largest) level of the target memory hierarchy is accessed in the loops.
The array indexing function is f(i, j) =
(
0 1
)⎛⎜⎝ i
j
⎞
⎟⎠ .
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Do i = 0 to 63
   Do j = 0 to 63
      … = A[j ] ...;
   Enddo
Enddo
         (a)
Copy(RLA0, A);
Do i = 0 to 63
   Do j = 0 to 63
      … = RLA0[j ] ...;
   Enddo
Enddo
         (b)
Do i = 0 to 63
   Copy(RLA1, A);
   Do j = 0 to 63
      … = RLA1[j ] ...;
   Enddo
Enddo
         (c)
Copy(RLA0, A);
Do i = 0 to 63
   Copy(RLA1, RLA0);
   Do j = 0 to 63
      … = RLA1[j ] ...;
   Enddo
Enddo
         (d)
Figure 3.1: A simple example. (a) Original code. (b)–(c) The codes with a data reuse option, where
a data reuse level is introduced for loop i and j, respectively. (d) The code with a data reuse option
with two data reuse levels.
In the following subsections, the approach adopted for data reuse exploration is described using the
example.
3.2.1 Identiﬁcation of Data Reuse Levels
In the ﬁrst step, data reuse levels are identiﬁed for each array reference of a given algorithm indepen-
dently as in [CdGS98]. A data reuse level of an array A is associated with an array RLA of smaller
size storing a subset of data of the original array, consisting of elements that are potentially reused.
RLA is called data reuse array and in this work data reuse level and data reuse array are exchangeable
terms.
The introduction of a data reuse level for a speciﬁc loop Ij includes two actions: (i) introduction and
initialization of the relevant data reuse array RLAj by copying data that are accessed within the inner
loop nest (Ij, . . . , IN ) from the original array A between loop Ij−1 and loop Ij , and (ii) replacement
of the accesses to the original array in the inner loops by accesses to the introduced data reuse array.
These accesses depend only on the iterators of the inner loops.
In a general case, considering N -level nested loops (I1, I2, . . . , IN ), array reference Ai (1 ≤ i ≤ R)
accessed inside the nested loops according to an address expression given by the function fAi(I1,. . .,IN )
and a function size() returning the size of an array, the procedure for deﬁning the data reuse levels
for the array reference Ai can be described as follows:
For each loop Ij (1 ≤ j ≤ N), a reuse level array RLAij initialized between loop Ij−1 and Ij,
is introduced. size(RLAij) is determined by the data of Ai accessed in one iteration of Ij−1 and
size(RLAij+1) < size(RLAij ) < size(A). The address function of RLAij is fAij (Ij , . . . , IN ), and
RLAij replaces Ai inside the loops with iterators Ij , . . . , IN .
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This procedure is repeated for all array references in a given algorithm to generate all data reuse levels.
For N -level loops, each array reference could have up to N data reuse levels.
Example 3.2 For the example in Fig. 3.1 (a), there are two data reuse levels for array reference A,
as shown in Figs. 3.1 (b)–(c).
3.2.2 Identiﬁcation of Data Reuse Options
In the next step data reuse options for each array reference are deﬁned. A data reuse option (ROAi) for
array reference Ai can be deﬁned as a combination of data reuse levels (RLAij) of the array reference.
We may thus write:
ROAi ∈ P ({RLAij | 1 ≤ j ≤ N}),
where P ({RLAij | 1 ≤ j ≤ N}) denotes the power set of all data reuse levels RLAij of the array
reference Ai.
When data reuse levels are combined in a data reuse option, the data of the original array are copied
to the ﬁrst reuse level involved and the data to all other levels are copied from the previous reuse
level involved. All the data reuse options for a given array can be represented using a data reuse tree
[CdGS98]. The root of the tree is the original array and the leaf nodes correspond to the smallest
units under operations. All the other nodes in the tree correspond to data reuse levels and a data
reuse option is represented by a path from the root node to a leaf node.
Example 3.3 Proceeding with the example in Fig. 3.1 (a), the reference A has two data reuse levels,
and thus has three data reuse options in total, as shown in Figs. 3.1 (b)–(d). The data reuse tree for
the reference A is shown in Fig. 3.2. Each path from the root node in the left hand side to a leaf node
in the right hand side is a data reuse option, including the option not introducing data reuse arrays
as labeled by notation (a) in Fig. 3.2.
3.2.3 Identiﬁcation of the Most Promising Reuse Options
The objective of exploiting data reuse is to reduce the number of accesses to higher memory levels of
the targeted memory hierarchy, where usually the higher memory level is characterized by larger size,
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RLA0
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(c)
Figure 3.2: Data reuse tree for the reference A in the example. Data reuse options are labeled
corresponding to Fig. 3.1.
longer latency and more signiﬁcant power consumption. Therefore, this step involves the identiﬁcation
of the most promising data reuse options for each array reference, based on two criteria: physical
memory resources and reuse metric.
For each data reuse option, diﬀerent data reuse levels are mapped onto diﬀerent levels of the targeted
physical memory hierarchy. Therefore, only data reuse options in which the number of data reuse
levels is not larger than the number of levels of the memory hierarchy and the data reuse arrays
can be stored in diﬀerent levels of the targeted physical memory hierarchy should be considered.
Otherwise, unnecessary copies between locations in the same level of the memory hierarchy will be
introduced.
In addition, diﬀerent data reuse options can be evaluated using a metric of the reduction of the accesses
to the high level of the targeted memory hierarchy. For a given reuse level RLAij of the array Ai, a
simple deﬁnition for this metric is:
Number of reads from RLAij
Number of writes to RLAij from RLAik
where RLAik(1 ≤ k ≤ j − 1) is the last data reuse level preceding to RLAij in a data reuse option. If
j = 1, corresponding to the ﬁrst data reuse level, then the previous level is the original array Ai.
For data reuse options with more than one reuse level, the metrics between all pairs of levels must be
considered. The introduction of a data reuse level is beneﬁcial if and only if the corresponding data
reuse metric is greater than 1. A data reuse option is beneﬁcial only if all the related data reuse levels
have reuse metrics greater than 1.
To evaluate data reuse options by reuse metric, two cases could be considered [CdGS98]: intra-reuse
and inter-reuse. The former means that data of data reuse array RLAij are reused in the inner loops
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(Ij , . . ., IN ) and will be completely updated in each iteration of loop Ij−1. The latter means that data
that will be used in the next iteration of loop Ij−1 in data reuse array RLAij will remain and only
new data are loaded into RLAij . Inter-reuse could achieve fewer accesses to high memory levels than
intra-reuse, with requirement for additional control logics that record the lifetime of data in RLAij
and control the data movement. In our current work, only intra-reuse is taken into account.
Example 3.4 In the example in Fig. 3.1, the data reuse metrics for three data reuse options (b)–(d)
are (64), (1) and (64, 1), respectively. The ﬁrst number in the bracket corresponds to the reuse metric
of the ﬁrst data reuse level and the second one is for the second data reuse level. Therefore, only the
ﬁrst data reuse option is beneﬁcial and is the promising option.
3.2.4 Final Data Reuse Decisions
To make ﬁnal data reuse decisions, data reuse options for all the array references must be selected
and combined to form the ﬁnal data reuse design for a given algorithm. The ﬁnal assignment of the
data reuse arrays to the levels of the memory hierarchy is made at this point.
Given U memory levels available in a platform, with the original large array is stored in the highest
level (which has both largest size and power consumption), the number of data reuse designs for an
algorithm with R array references accessed in N -level nested loops could be up to
⎧⎪⎨
⎪⎩
(
∑U−1
t=1
(
N
t
)
)R if U ≤ N
(
∑N−1
t=1
(N
t
)
)R otherwise
where t (1 ≤ t ≤ N) represents the number of data reuse levels in a data reuse option.
The goal of exploiting data reuse is to reduce the number of accesses to high levels of the memory
hierarchy, resulting in power consumption and/or performance improvements. To choose the most
suitable data reuse design in terms of this goal, two cases are identiﬁed:
1. No area constraints exist. In this case the best data reuse options can be selected for each of
the array references, following the approach described above.
2. Area constraints exist. This is a real situation, as it is very often to implement a design in a
platform using a speciﬁc device in practice. In this case the selection of the best data reuse
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Figure 3.3: Target platform.
options for the array references may not be feasible due to the limited amount of resources
in each level of the memory hierarchy. Therefore, it is highly desirable to consider the data
reuse options of all array references at the same time, in order to choose the globally optimal
data reuse options of the references, which maximally improve system power consumption and
performance. This is the problem the work in this thesis deals with.
Example 3.5 For the previous example, if there is not an area constraint, then the data reuse option
shown in Fig. 3.1 (b) will be selected for the reference A. Otherwise, if there is a constraint on the
memory resources and the local storage space is not enough to accommodate 64 elements, then the
data reuse option (b) is not feasible and the original design is implemented.
3.3 A Case Study: Full Search Motion Estimation
A manual implementation of data reuse exploration targeting a platform based on FPGA and external
memory as shown in Fig. 3.3 is performed for the full search motion estimation algorithm, following
the approach described above.
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3.3.1 Full Search Motion Estimation Algorithm
The classical full search motion estimation algorithm [BK97] is used as test vehicle for the demon-
stration of the proposed methodology for data reuse exploration. Full search motion estimation is
widely used and it is a typical kernel for many video processing applications. A video frame under
compression (current frame) is divided into non-overlapping blocks of given size. Each block in the
current frame is compared to a number of candidate blocks of the same size in the previous frame of
the video sequence. The candidate blocks are included in a reference window around the coordinates
of the block under consideration. The comparison is performed using a certain distortion criterion,
normally the mean absolute diﬀerence. The coordinates of the candidate block that minimizes the
distortion criterion deﬁne the motion vector for the block under consideration.
The general structure of the full search motion estimation kernel is described in Fig. 3.4. The control
ﬂow of the algorithm includes six regularly nested loops. The basic parameters of the algorithm are:
the frame size N × M pixels, the number of candidate blocks (2P + 1) × (2P + 1) and the block
size B × B pixels. The candidate blocks lie inside a reference window of size (2P + B) × (2P + B)
pixels. The two major arrays (current frame, previous frame) corresponding to the current and
the previous frames are accessed inside the six nested loops, and each of them is only read by one
instruction.
This code exhibits a large amount of data reuse in accesses to the two arrays. For instance, given the
same iteration of loops x, y, k and l, diﬀerent iterations of loops i and j access the same datum of the
array current frame. This characteristic is exploited by the proposed data reuse approach to buﬀer
repeatedly accessed data in small and fast memories.
3.3.2 Target Platform
Our work primarily focuses on FPGA-based reconﬁgurable systems (Fig. 3.3). For FPGA-based
platforms, the memory resources generally are divided into external oﬀ-chip memory and internal
on-chip memory. There are some commercially available evaluation boards with SRAM and DRAM,
which we consider as external memory. At the same time, current FPGAs contain diﬀerent types of
RAM or ROM [Xila]: distributed RAM, which is implemented in look-up tables in the logic blocks of
the FPGA, and Block RAM, which is dedicated blocks of true dual-port RAM embedded in the FPGA
devices. The former is available anywhere and provides shallow RAM distributed throughout the chip.
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Do x = 0 to N/B-1       /* for each current block */
  Do y = 0 to M/B-1
    Do i = -P to P          /* for each candidate block in reference window */
      Do j = -P to P
        Do k = 0 to B-1    /* for each pixel of a block */
          Do l = 0 to B-1
           ...
           … = current_frame [ (B*x+k)*M + B*y + l ];
           If (!((B*x+i+k < 0) || (B*x+i+k > N-1) || (B*y+j+l < 0) || (B*y+j+l > M-1)))
           … = previous_frame [ (B*x+i+k)*M + B*y + j + l ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
Figure 3.4: Structure of the full search motion estimation algorithm.
For deeper and wider RAMs, however, it will introduce more logic delays due to the multiplexors
and routing required between logic blocks. The latter is provided by certain FPGA devices such as
Virtex-II family, where each port allows read and write on independent clock running up to 250MHz.
Therefore, the Block RAM oﬀers eﬀective use of on-chip memory resources and small delays on data
access. For this reason, we mainly use the Block RAM as internal scratch-pad memory (SPM). Other
on-chip storage elements are registers which provide possibility to access all data stored at the same
time. However, they have the same problem as the distributed RAM, hence normally a small amount
of data is saved in registers. Consequently, an FPGA-based platform provides three memory levels:
oﬀ-chip RAMs, on-chip Block RAMs and registers.
3.3.3 Application to Full Search Motion Estimation
In this section, the proposed data reuse approach will be applied to the full search motion estimation
(FSME) algorithm step by step to show how the approach works and in Section 3.4 the gains from
exploiting data reuse in the platform, as shown in Fig. 3.3, shall be presented.
In the ﬁrst step, the procedure for identifying data reuse levels is repeated for two array references
in the FSME algorithm, and all possible reuse levels are presented in Tables 3.1 and 3.2. The tables
show the size of data reuse arrays in the unit of pixels, the loop levels where the data reuse arrays
are introduced and initialized, and the inner loop indices which aﬃnely form indexing functions of
the data reuse arrays. There are in total four data reuse levels and six data reuse levels for array
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Table 3.1: Data reuse levels of current frame array.
Size of data Initializing Inner loops on the number of
Array Comment reuse array loop which accesses to accesses in the
reuse array depend inner loops
current frame original array 0
whole current frame (CF) ﬁrst reuse level N ×M x x, y, i, j, k, l NM(2P + 1)2
whole frame on-chip
line of current blocks (LCB) second reuse level B ×M y y, i, j, k, l M(2P + 1)2B
current block (CB) third reuse level B2 i i, j, k, l (2P + 1)2B2
current block line of pixels (CBLP) fourth reuse level 1× B l l B
Table 3.2: Data reuse levels of previous frame array.
Size of data Initializing Inner loops on the number of
Array Comment reuse array loop which accesses to accesses in the
reuse array depend inner loops
previous frame original array 0
whole previous frame (PF) ﬁrst reuse level N ×M x x, y, i, j, k, l NM(2P + 1)2
whole frame on-chip
line of reference windows (LRW) second reuse level (B + 2P )×M y y, i, j, k, l M(2P + 1)2B
reference window (RW) third reuse level (B + 2P )2 i i, j, k, l (2P + 1)2B2
line of reference blocks (LRB) fourth reuse level B × (B + 2P ) j j, k, l (2P + 1)B2
reference block (RB) ﬁfth reuse level B2 k k, l B2
reference block line of pixels (RBLP) sixth reuse level 1× B l l B
current frame and array previous frame, respectively.
In the next step, all possible data reuse options for each array reference in the FSME algorithm can be
obtained by combining the data reuse levels of each array reference. We present them here by means
of data reuse trees in Figs. 3.5 and 3.6. In the trees, the root is the original array containing the
whole video frame, a non-leaf node corresponds to a data reuse level as shown in Tables 3.1 and 3.2,
and a leaf node corresponds to a pixel of the video frame. A data reuse option for each array is a path
from the root to a leaf node of the corresponding data reuse tree. Therefore, there are 16 data reuse
options numbered in Fig. 3.5 for array current frame and 64 data reuse options numbered in Fig. 3.6
for array previous frame, including the option without exploiting data reuse shown as the last option
in each tree. It is shown that there are up to 2N data reuse options for an array reference accessed
inside N -level nested loops. Choosing which data reuse option for each array from its candidate pool
will be carried out in the next two steps.
In the third step, identiﬁcation of the most promising data reuse options for each array is performed,
based on two criteria described in 3.2.3, to ignore those data reuse options that cannot ﬁt into the
target memory hierarchy and are not beneﬁcial. In our target FPGA-based platform as shown in
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Figure 3.5: Data reuse options tree for current frame array. Symbols of nodes are deﬁned in Table 3.1.
Table 3.3: Considered data reuse options of array current frame and the corresponding reuse metrics.
Data reuse levels related to each data reuse option are shown in brackets and only intra-reuse is
considered.
Reuse option Reuse metric Reuse option Reuse metric
4 (CF, LCB) (1, (2P + 1)2) 11 (LCB, CBLP) ( (2P+1)
2
B
, 1)
6 (CF, CB) (1, (2P + 1)2) 12 (LCB) (2P + 1)2
7 (CF, CBLP) (
(2P+1)2
B
, 1) 13 (CB, CBLP) (
(2P+1)2
B
, 1)
8 (CF) (2P + 1)2 14 (CB) (2P + 1)2
10 (LCB, CB) (1, (2P + 1)2) 15 (CBLP) 1
Fig. 3.3, there exist 3-level memory hierarchy. As a result, only data reuse options with the data reuse
levels not larger than 2 are considered and listed in Tables 3.3 and 3.4 for array current frame and
array previous frame, respectively. The reuse metric of each data reuse option under consideration
is also shown in the tables. Some of data reuse options in the tables involve data reuse levels with
reuse metrics equal to 1. These data reuse options will be removed from the candidate pool of each
array reference and only beneﬁcial data reuse options remain.
In the last step, one data reuse option from the most promising data reuse options pool is chosen for
each of two arrays current frame and previous frame, leading to a data reuse design of the FSME
algorithm. Diﬀerent combinations of data reuse options of two arrays form diﬀerent data reuse designs.
To analyze the impact of diﬀerent data reuse options on the system performance, some designs of the
FSME algorithm with representative data reuse options for each array have been implemented and
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Figure 3.6: Data reuse options tree for previous frame array. Symbols of nodes are deﬁned in
Table 3.2.
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Table 3.4: Considered data reuse options of array previous frame and the corresponding reuse met-
rics. Data reuse levels related to each data reuse option are shown in brackets and only intra-reuse is
considered.
Reuse option Reuse metric Reuse option Reuse metric
8 (PF, LRW) ( 2P+B
B
, B(2P+1)
2
2P+B
) 52 (RW, LRB) (B(2P+1)
(2P+B)
, B(2P+1)
(2P+B)
)
24 (PF, RW) ( (2P+B)
2
B2
, B
2(2P+1)2
(2P+B)2
) 54 (RW, RB) (B
2(2P+1)2
(2P+B)2
, 1)
28 (PF, LRB) (
(2P+1)(2P+B)
B
,
B(2P+1)
(2P+B)
) 55 (RW, RBLP) (
B2(2P+1)2
(2P+B)2
, 1)
30 (PF, RB) ((2P + 1)2, 1) 56 (RW)
B2(2P+1)2
(2P+B)2
31 (PF, RBLP) ((2P + 1)2, 1) 58 (LRB, RB) (
B(2P+1)
(2P+B)
, 1)
32 (PF) (2P + 1)2 59 (LRB, RBLP) (B(2P+1)
(2P+B)
, 1)
36 (LRW, LRB) ((2P + 1), B(2P+1)
(2P+B)
) 60 (LRB) B(2P+1)
(2P+B)
38 (LRW, RB) (B(2P+1)
2
(2P+B)
, 1) 61 (RB, RBLP) (1, 1)
39 (LRW, RBLP) (B(2P+1)
2
(2P+B)
, 1) 62 (RB) 1
40 (LRW) B(2P+1)
2
(2P+B)
63 (RBLP) 1
48 (LRW, RW) ( (2P+B)
B
,B
2(2P+1)2
(2P+B)2
)
results are shown in the next section. Based on the experimental results and target devices, the ﬁnal
data reuse decisions can be made.
3.4 Experiments and Discussion
To demonstrate the eﬀects of the proposed data reuse approach and evaluate diﬀerent data reuse
options, we have manually implemented some representative data reuse designs for the full search
motion estimation algorithm. In addition, we have also implemented designs combining data reuse
and data-level parallelization to reveal how data reuse exploitation beneﬁts to parallelization and
further improves speed of the system. In the experiments, we have adopted a CAD ﬂow starting from
the C-like language, Handel-C, descriptions of the algorithm and ﬁnally mapping them onto Xilinx
Virtex II devices. All designs have been analyzed in terms of area, speed and power consumption.
3.4.1 Experiment CAD Flow
Celoxica DK 4.0 and Xilinx ISE 6.0 have been used in our experiments. First, designs for the original
full search motion estimation algorithm and algorithm versions realizing some of the data reuse op-
tions described in the previous section have been implemented in Handel-C [Solb]. Most design time
has been spent on this stage because of manual allocation and optimized accesses of memories, and
data partition under Handel-C syntax constraints. Next, compilation and synthesis are performed
using the Celoxica DK development environment. DK is conﬁgured to perform memory pipelining
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transformation, retiming and other default optimization settings. After synthesis, an EDIF netlist is
generated and input into the Xilinx ISE to place and route. Then results of the device utilization are
obtained and Timing Analyzer is run for static timing analysis, by which the longest delay path could
be determined. Finally, the FPGA device power consumption is analyzed by Xpower. All results
have been obtained using a Xilinx Virtex II XC2V6000-ﬀ1152-4 device, however, the smallest device
in which each design can ﬁt is shown in the last column of the result tables in Section 3.4.3.
During this ﬂow, only a single source is needed and the eﬀect of changes made in the source code
on performance could be displayed immediately. Therefore, we choose this ﬂow to do the data reuse
exploration.
In the next subsections data reuse exploration results for the full search motion estimation algorithm
are discussed. These results correspond only to some of the data reuse options described in the previous
section. In all cases it is assumed that source data are already loaded into the largest memory level
of the targeted memory hierarchy. Data transfer and storage are 8 bits width.
3.4.2 Experimental Metrics
To show the eﬀect of data reuse, the original design without data reuse and designs with diﬀerent
data reuse options have been implemented and directly compared in terms of area, speed and power
consumption.
Area
The area is one of key metrics of FPGA design because it signiﬁcantly inﬂuences the choice of devices.
In our experiments, the area is calculated using on-chip resources, including the number of RAM
blocks and slices. All ﬁgures were obtained after mapping the logical designs.
Speed
In the experiments with the FSME algorithm, the time Tper frame is deﬁned as the time required to
process a video frame. It is given by the equation below, where Nclk cycles denotes the number of
clock cycles required to complete the frame, which can be easily calculated from the Handel-C source
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code. Fmax is the maximum clock frequency on which each design could operate analyzed by Timing
Analyzer.
Tper frame = Nclk cycles ×
1
Fmax
.
Power Consumption
The power consumption considered is divided into two parts: oﬀ-chip and on-chip. For the oﬀ-chip
part, only power dissipated by oﬀ-chip memories, which is primarily dominated by the access frequency
for the same memories and the ﬁxed interconnect, is taken into account. We use the number of accesses
to external memories to indirectly express the power consumption on the oﬀ-chip memories. For the
on-chip part, Xpower integrated in Xilinx ISE 6.0 is used to perform the estimate. On-chip power
consumption consists of dynamic and static parts, and the dynamic part is the key to identifying the
optimal reuse option, because the latter is generally the same for the same device.
3.4.3 Experimental Results
Our experiments have been divided into two categories. In the ﬁrst category, it is assumed that two
input frames are totally transferred into on-chip RAMs ﬁrst and then the data reuse exploration is
started from on-chip RAMs. In the second one, we assume that two input frames are stored in oﬀ-chip
SRAMs, and reused data are dynamically loaded into data reuse levels. The reason why we introduce
on-chip category is to explore the data reuse levels in this situation where a large amount of Block
RAMs is used. More data reuse levels formed by diﬀerent amount of Block RAMs could be deﬁned.
Data Reuse Exploration Assuming On-chip Storage of Input Frames
In this case it is assumed that the full search motion estimation algorithm operates on the lumi-
nance component of QCIF frames of 144 × 176 pixels [httb]. Given the relatively small size of arrays
current frame and previous frame it is possible to store them on on-chip RAMs of FPGA devices.
Two main cases are considered: (i) all the arrays (storing either the original data or the data reuse lev-
els) are treated as single entities (as shown in Fig. 3.7 (a) and (b)), and (ii) the arrays are partitioned
at the source code level to form a number of sub-entities and distributed to diﬀerent memories (Block
RAMs or sets of registers) (as shown in Fig. 3.7 (c) and (d)). The latter corresponds to data-level
parallelization.
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Figure 3.7: Implemented data reuse options assuming on-chip storage of the input frames .
(i) Arrays treated as single data entities In this case the arrays in diﬀerent design versions are
stored as single entities in RAMs and accessed through a single pair of ports, or they are stored in
registers. Given the on-chip storage of the original data and the fact that FPGAs oﬀer a two level
on-chip memory hierarchy (Block RAMs and registers), only data reuse options with single reuse level
for each of the two array references are meaningful (based on the discussion in Section 3.3.3). The
data reuse level for each array must be stored in registers given that the source data are stored in
Block RAMs. The results of this exploration are presented in Table 3.5.
The design optimized for data reuse (shown in the second row of the Table 3.5) introduces the CB
(current block) and the RW (reference window) levels of data reuse in registers, corresponding to
data reuse option 14 and data reuse option 56 for the current frame and the previous frame arrays
respectively. The RW and the CB are copied into two sets of registers and then (B × B) pixels are
read from each of these sets and processed in parallel (corresponding to unrolling of the two innermost
loops). The original and the data reuse optimized designs are described in the left hand side of
Fig.3.7. Data reuse exploitation in registers that enable parallel data accesses leads to execution time
(time/frame) improvement, about 5 times, resulting from the improvement of the clock frequency and
the reduction of the number of execution cycles by approximately 4.8 times, compared to the original
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Table 3.5: Data reuse exploration results assuming on-chip storage of the input frames without
data partitioning: (a) original design without data reuse exploitation as shown in Fig. 3.7 (a); (b)
design with data reuse option 14 and 56 for current frame and previous frame, respectively, and
reuse levels in registers as shown in Fig. 3.7 (b); (c) design with data reuse option 12 and 40 for
current frame and previous frame, respectively, and reuse levels in Block RAMs; (d) design with
data reuse option 14 and 56 for current frame and previous frame, respectively, and reuse levels in
Block RAMs.
Version Block RAMs Slices Cycles/frame Freq. (MHz) Time/frame Power on-chip Smallest device
(106) (MHz) (ms) (W)
(a) 32 411 2.98 101 29.6 1.15 XC2V 500
(b) 32 980 0.62 111.6 5.6 1.22 XC2V 500
(c) 35 545 3.02 110.4 27.4 1.26 XC2V 1000
(d) 34 541 3.26 111.4 29.3 1.23 XC2V 1000
design. This improvement in performance comes with a small penalty in power consumption, less
than 10%, due to extra transfers to copy data from the on-chip Block RAMs to the registers. From
the resource point of view, in this design, the number of slices used is more than doubled, compared
to the original design, but this does not create the need to move to larger and higher cost devices.
When data reuse is exploited, normally, the number of slices and Block RAMs will increase and either
of them will become a key factor in the device selection.
In the third and fourth rows, results from data reuse optimized designs that do not match the on-chip
memory hierarchy of the FPGAs are presented. In both these cases a data reuse level is introduced
and stored in the Block RAMs i.e. in the same level of the on-chip FPGA memory hierarchy as the
original data. These options would be rejected by the methodology described in Section 3.2. Both
these designs introduce overheads in the number of cycles (expected in many data reuse optimized
designs compared to original designs), amount of resources (leading to larger devices required to ﬁt
the optimized designs) and power consumption. However, clock frequency is improved in both cases
leading to small improvement in execution time. This is probably because the additional on-chip
RAM level reduces the wire length between the data path and the large on-chip RAM level where the
original data are stored. Nevertheless this is an interesting observation and may become a clue to add
extra levels of memory hierarchy, e.g. a high memory level consisting of a number of Block RAMs
and a low level with few Block RAMs.
(ii) Arrays partitioned into sub-arrays In this case the arrays are partitioned at the source code
level to form a number of sub-arrays that are distributed to diﬀerent memory banks (on-chip RAMs
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Table 3.6: Data reuse exploration results assuming on-chip storage of the input frames with data
partitioning: (a) original without data reuse exploitation as shown in Fig. 3.7 (c); (b) design with
data reuse option 14 and 56 for current frame and previous frame, respectively, and reuse levels in
registers as shown in Fig. 3.7 (d); (c) design with data reuse option 12 and 40 for current frame and
previous frame, respectively, and reuse levels in Block RAMs; (d) design with data reuse option 14
and 56 for current frame and previous frame, respectively, and reuse levels in Block RAMs.
Version Block RAMs Slices Cycles/frame Freq. (MHz) Time/frame Power on-chip Smallest device
(106) (MHz) (ms) (W)
(a) 54 7280 0.166 101.5 1.6 1.97 XC2V 2000
(b) 54 19791 0.03 92.1 0.4 2.43 XC2V 4000
(c) 108 9845 0.168 101.6 1.7 2.81 XC2V 4000
(d) 90 9565 0.18 102 1.8 2.45 XC2V 3000
with diﬀerent pairs of ports or sets of registers). In this way coarse grained data-level parallelization
can be applied. In order to implement the eﬃcient use of the on-chip memories and the maximum
parallelism, the current frame array is horizontally divided into equal sub-arrays, each of which can
be stored in a Block RAM. Correspondingly, the previous frame array is equally divided as well and,
however, every sub-array also consists of some data overlapping between adjacent sub-arrays to satisfy
the algorithm requirement.
The same designs as in the previous subsection have been implemented. However, in this case the
two input arrays are partitioned into 18 sub-arrays, each stored in a diﬀerent block of on-chip RAMs
with two ports. Introduction of the reuse level in this case requires introduction of one reuse array
per partition. The reuse arrays are stored in registers. The results of the exploration are presented in
Table 3.6. The original and the data reuse optimized designs are described in the right hand side of
the Fig. 3.7.
The execution time of the data reuse optimized design (b) in Table 3.6 is reduced by 5 times, compared
to the design (a), due to the large decrease of the number of cycles, despite the slight reduction of the
clock frequency. The amount of slices required for the data optimized design is doubled compared to
the original design, and a larger device is required in this case. Power consumption is increased by
about 1.2 times as well. The other two designs (c) and (d) in Table 3.6 introducing data reuse levels
that do not match the on-chip FPGA memory hierarchy lead to overheads in all factors except from
the clock frequency which is marginally improved. Total execution time remains almost unchanged
compared to the original design.
Therefore, in the case where two input frames of the full search motion estimation algorithm are
3.4. Experiments and Discussion 69
Table 3.7: Data reuse exploration results assuming oﬀ-chip storage of the input frames and storage
of the data reuse levels as single entities: (a) original without data reuse exploitation as shown in
Fig. 3.8 (a); (b) design with data reuse option 12 and 40 for current frame and previous frame,
respectively, and reuse levels in Block RAMs as shown in Fig. 3.8 (b); (c) design with data reuse op-
tion 14 and 56 for current frame and previous frame, respectively, and reuse levels in Block RAMs
Fig. 3.8 (b); (d) design with data reuse option 14 and 56 for current frame and previous frame,
respectively, and reuse levels in registers Fig. 3.8 (c); (e) design with data reuse option 14 for
current frame and the reuse level in registers, and data reuse option 48 for previous frame and
two reuse levels in Block RAMs and registers Fig. 3.8 (d); (f) design with data reuse option 10
for current frame and two reuse levels in Block RAMs and registers, and data reuse option 48 for
previous frame and two reuse levels in Block RAMs and registers.
Version Block RAMs Slices Cycles/frame Freq. Time/frame Power on-chip Accesses oﬀ-chip Smallest
(106) (MHz) (ms) (W) memory (106) device
(a) 0 383 20.1 82 246.4 0.77 16.4 XC2V 250
(b) 5 455 12.2 111.0 110.2 0.82 0.4 XC2V 250
(c) 2 479 13.1 111.8 116.7 0.79 1.0 XC2V 250
(d) 0 852 3.0 115.9 26 0.78 1.0 XC2V 250
(e) 4 1030 2.8 102.2 27 0.83 0.4 XC2V 250
(f) 5 1088 2.8 100.1 28 0.85 0.4 XC2V 250
stored in FPGA on-chip RAMs, if the targeted FPGA device is larger than or equal to XC2V4000,
then data reuse option 14 is chosen for array current frame and data reuse option 56 is chosen for
array previous frame, and the corresponding data reuse design with data-level parallelization is (b) in
Table 3.6 or (d) in Fig. 3.7. If the targeted FPGA device is smaller than XC2V4000 but larger than or
equal to XC2V2000, then the design without exploiting data reuse but with data-level parallelization,
which is (a) in Table 3.6, is preferred based on the experimental results shown above. Likewise, if
the targeted FPGA device is smaller than XC2V2000 but larger than or equal to XC2V500, then
data reuse option 14 is chosen for array current frame and data reuse option 56 is chosen for array
previous frame, and the corresponding data reuse design without data-level parallelization is (b) in
Table 3.5 and in Fig. 3.7.
Data Reuse Exploration Assuming Oﬀ-chip Storage of the Input Frames
In this case it is assumed that the full search motion estimation algorithm operates on CIF frames of
288 × 352 pixels [httb]. These frames are assumed to be stored in oﬀ-chip SRAMs. The same design
ﬂow as in the case of the on-chip frame storage is followed.
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Figure 3.8: Implemented data reuse options assuming oﬀ-chip storage of the input frames.
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(i) Arrays treated as single data entities In this case all the data reuse arrays are treated as
single entities and stored in on-chip RAMs with a single pair of ports or in registers. In the case of
registers storage all elements of the arrays can be accessed at the same time corresponding to unrolling
of the innermost two loops. The results of this exploration are presented in Table 3.7.
Four diﬀerent designs exploiting data reuse have been developed (rows 2 – 5 of Table 3.7). All these
designs introduce one or two data reuse levels. The implemented data reuse options in this case are
presented in the left hand side of Fig. 3.8.
The designs, (b), (c) and (d) in Table 3.7, with one reuse level lead to large reductions of execution time
up to 9.5 times, due to large reduction of the number of execution cycles and 1.4 times improvement
of the clock frequency, compared to the original design (a). Design (e) in Table 3.7 with two reuse
levels provides 9.5 times reduction of execution time with large reduction of execution cycles and 1.2
times improvement of the clock frequency. When input frames are stored oﬀ-chip, another important
beneﬁt is the large reduction of the number of accesses to oﬀ-chip memories, corresponding to system
power consumption reduction. A reduction of up to 41 times is achieved in some of these data reuse
designs. Another important observation is that although overheads in the number of slices used are
introduced by all designs exploiting data reuse in Table 3.7, these overheads are not large enough to
lead to larger devices for the implementation of the optimized designs compared to the original one.
As expected the on-chip power is increased by about 10% times for the copying of data to the data
reuse levels.
The last row of Table 3.7 is a data reuse option which does not satisfy our norm described in Sec-
tion 3.2.3, because the reuse metric of the ﬁrst reuse level of data reuse option 10 of the array
current frame is equal to one, as mentioned before. Compared with the ﬁfth row of Table 3.7 which
matches our methodology, this implementation requires more on-chip resources without gaining any-
thing.
(ii) Arrays partitioned into sub-arrays In this case, the arrays corresponding to data reuse
levels are partitioned to form a number of sub-arrays that are distributed to diﬀerent memories (Block
RAMs or sets of registers). In our designs, the arrays in the ﬁrst reuse level with a line of current
blocks (LCB) and a line of reference windows (LRW) are vertically divided into equal parts. The
results of this exploration are shown in Table 3.8.
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Table 3.8: Data reuse exploration results assuming oﬀ-chip storage of the input frames and data
partitioning of the data reuse arrays: (a) original without data reuse exploitation Fig. 3.8 (a); (b)
design with data reuse option 12 and 40 for current frame and previous frame, respectively, and
reuse levels in Block RAMs Fig. 3.8 (e); (c)design with data reuse option 10 for current frame and
two reuse levels in Block RAMs and registers, and data reuse option 48 for previous frame and two
reuse levels in Block RAMs and registers Fig. 3.8 (f).
Version Data Block Slices Cycles/frame Freq. Time/frame Power Accesses oﬀ-chip Smallest
partitions RAMs (106) (MHz) (ms) on-chip (W) memory (106) device
(a) 1 0 383 20.1 82 246.4 0.77 16.4 XC2V 250
(b) 2 6 1020 6.8 99.7 86 0.90 0.4 XC2V 250
(c) 2 6 2356 2.0 98.2 21 1.02 0.4 XC2V 500
(b) 4 8 1783 3.6 100.2 36 0.97 0.4 XC2V 500
(c) 4 8 4562 1.2 92.3 13 1.15 0.4 XC2V 1000
(b) 8 16 3551 2.0 90.6 22 1.18 0.4 XC2V 1000
(c) 8 16 9279 0.8 92.5 9 1.54 0.4 XC2V 2000
Three partition factors, 2, 4 and 8, have been explored. In Table 3.8, compared to the design (a),
the designs (b) with one reuse level lead to reduction of execution time up to about 11 times, while
the designs (c) with two reuse levels lead to larger reduction of execution time up to about 27 times.
Execution time is reduced more as the number of partitions is increased. Moreover, the number of
accesses to oﬀ-chip memories in all cases is reduced by 41 times. A diﬀerence from the case where
arrays are treated as single entities is that most designs exploiting data reuse require larger devices for
their implementation compared to the original one. As expected the on-chip power is increased up to
double. Power and area overheads increase as the number of partitions and reuse levels increase. In
design (c) in Table 3.8, data reuse option 10 of array current frame does not match our norm that all
data reuse levels with reuse metrics greater than 1, while the ﬁrst reuse level provides opportunity for
data-level parallelization. Therefore, the choice of promising data reuse options may need to explore
further when date reuse exploration combined with data-level parallelization.
As a result, in the case where two input frames of the full search motion estimation algorithm are
stored in oﬀ-chip RAMs, if the targeted FPGA device is larger than or equal to XC2V1000, then
data reuse option 12 is chosen for array current frame and data reuse option 40 is chosen for array
previous frame, and the corresponding data reuse design with 8 data partitions is preferred, as shown
in the penultimate row of Table 3.8. Note that in Table 3.8 designs (c) do not match our norm and they
are not considered. If the targeted FPGA device is smaller than XC2V1000 but larger than or equal
to XC2V250, then data reuse option 14 is chosen for array current frame and data reuse option 48 is
chosen for array previous frame, forming the data reuse design (e) in Table 3.7. Note that design (e)
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is preferred to design (d), which operates 3% faster, because the former achieves 2.5 times reduction
in oﬀ-chip memory accesses that corresponds to a considerable system power consumption reduction.
3.5 Summary
In this chapter, a systematic four step approach for data reuse exploration has been outlined, targeting
aﬃnely nested loops surrounding array references in the data dominated applications. The goal is to
buﬀer repeatedly accessed data in local, fast and less power consuming memories and reduce the
number of accesses to high levels of the memory hierarchy in the target platforms, in order to improve
system performance and reduce system power consumption.
Following the presented approach, the data reuse exploration for the full search motion estimation
algorithm has been manually carried out in an FPGA-based platform and experimental results with
diﬀerent data reuse options have been presented. The combination of data reuse exploitation with
coarse grained data-level parallelization has been also explored. Execution time is largely improved
when input frames are stored either on chip or oﬀ chip, in some cases even by more than 20 times.
Exploitation of data reuse leads to signiﬁcant reduction of the number of oﬀ-chip memory accesses,
in some cases up to 41 times, corresponding to the considerable reduction in the system power con-
sumption. On-chip power and area (number of on-chip resources) overheads are introduced, especially
when data reuse exploitation is combined with data-level parallelization. In this case area overheads
may lead to requirement for larger devices compared to the one required by the non-optimized design.
Therefore, a trade-oﬀ among performance, power consumption and area has to be considered.
Given an algorithm with N -level nested loops surrounding R array references, the candidate pool
of data reuse designs of the algorithm in a platform with an U -level memory hierarchy has up to
(
∑U−1
t=1
(N
t
)
)R options, which results in a very large search space for modest N . Even for an algorithm
of small code size such as the full search motion estimation in the targeted platform, the number of
data reuse options is still large. Therefore, design automation support is required for the eﬃcient
exploration of the data reuse design space for realistic algorithms.
To do so, each data reuse option of an array reference has to be automatically evaluated in terms of the
required memory resources and execution time for initializing the corresponding data reuse level arrays.
Also, the address functions of the data reuse level arrays and the codes for initializing the data reuse
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level arrays have to be automatically generated, in order to automate the data reuse transformation
to the original algorithm code. These issues will be addressed in Chapter 4. It is shown in this chapter
that a trade-oﬀ among performance, power consumption and area has to be considered to make the
ﬁnal data reuse decisions. It is infeasible to manually implement all possible data reuse designs and
then choose the best one. In Chapter 5, the problem of data reuse exploration for optimizing power
consumption, subject to a memory constraint, is formulated and thus is automated to make data
reuse decisions. Further, Chapter 6 formulates the problem of data reuse exploration combined with
data-level parallelization, which automatically generates performance-optimal designs, while meeting
the memory resource utilization.
Chapter 4
Proposed Approach for Evaluating
Data Reuse Options
4.1 Introduction
FPGA-based computing engines have become a promising option for the implementation of compu-
tationally intensive applications due to high ﬂexibility and parallelism. However, one of the main
obstacles to overcome when trying to accelerate an application on an FPGA is the bottleneck in oﬀ-
chip communication, typically to large memories. The discussion and experiments in Chapter 3 show
that exploiting data reuse and keeping frequently used data in local memories can lead to signiﬁcant
reduction in oﬀ-chip memory accesses and improvement of the system performance.
Data dominated applications like full search motion estimation (partially shown in Fig. 4.1 (a)) usually
operate on large amounts of data with regular and predictable memory access patterns. For this
example, following the data reuse approach described in Chapter 3, consider introducing two data
reuse arrays that will be mapped to on-chip embedded RAM, RLc and RLp, to store a subset of
elements of the large oﬀ-chip arrays current frame and previous frame, respectively. We can choose
a loop level, say inside loop y, to load these arrays with all data accessed in the inner loops. We may
then replace the accesses to the current frame and previous frame arrays with accesses to the new
arrays (see Fig. 4.1 (b)). This is a potentially helpful code transformation, since in the original code
the same element of the original arrays may be accessed several times within a single iteration of loop
y, whereas it will only be accessed once in the transformed code. For this example, with typical image
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parameters, we can obtain a reduction of the number of accesses to the external memories by 16 times.
This reduction can lead to large improvements in performance, opening avenues for parallelism, and
also reduce the power consumption of the system, at the cost of area overheads as shown in Chapter 3.
One of the purposes of the work in this chapter is to reduce such area overheads.
Clearly some details of the code transformation are missing before the data reuse approach can be
automated within a hardware compilation system. First, the indexing functions fc and fp, which are
used to address the two data reuse arrays and thus decide the memory space occupied by these two
arrays, are left unspeciﬁed in this ﬁgure. Second, the mechanism for initializing the two data reuse
arrays, i.e. loading only the required elements into the data reuse arrays in on-chip memory from the
original arrays in oﬀ-chip memory, is unknown as well. It is these issues that are addressed in this
chapter and the proposed approach will be used to evaluate data reuse arrays in terms of the memory
requirement and the time spent on initialization [LCMC07a].
Speciﬁcally, the chapter begins in Section 4.2 with the deﬁnition of the targeted problem of automat-
ically generating small-sized on-chip data reuse arrays, and the corresponding addressing functions
required. In Section 4.3 we abstract the characterization of data reuse and formulate it in the poly-
hedral model [Sch86]. Operating in the polyhedral domain, the proposed approach for deriving a
modular mapping as the indexing function of the data reuse arrays and an inverse mapping for initial-
izing the data reuse arrays is described in detail in Section 4.4. This approach introduces the memory
reuse technique proposed in [DSV05] into the data reuse exploration, resulting in signiﬁcant reduction
in on-chip memory size for real benchmark circuits presented in Section 4.5. Throughout the chapter,
the approach is both described in general and illustrated on a single simple example. The chapter
ends with a summary in Section 4.6.
The main contributions of this chapter are therefore:
• a mathematical formalization of the problem of generating small on-chip memories for reused
data,
• an algorithm to automatically generate array indexing expressions based on ‘modular mappings’
for data reuse arrays,
• an algorithm to compute a ‘right inverse’ of such mappings, which is used to transfer data to
the data reuse arrays for initialization, and
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Do x = 0 to N/B-1
  Do y = 0 to M/B-1
    Do i = -P to P
      Do j = -P to P
        Do k = 0 to B-1
          Do l = 0 to B-1
           ...
           … = current_frame [ (B*x+k)*M + B*y + l ];
           If (!((B*x+i+k < 0) || (B*x+i+k > N-1) || 
              (B*y+j+l < 0) || (B*y+j+l > M-1)))
           … = previous_frame [ (B*x+i+k)*M + B*y + j + l ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (a)
Do x = 0 to N/B-1
  Do y = 0 to M/B-1
    /* initialize the data reuse array RLc, RLp */
    Do …
RLc [ ] = current_frame [ ];
RLp [ ] = previous_frame [ ];
    Enddo
    Do i = -P to P
      Do j = -P to P
        Do k = 0 to B-1
          Do l = 0 to B-1
           ...
           … = RLc [ fc(i, j, k, l) ];
           If (!((B*x+i+k < 0) || (B*x+i+k > N-1) || 
              (B*y+j+l < 0) || (B*y+j+l > M-1)))
           … = RLp [ fp(i, j, k, l) ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (b)
Figure 4.1: The full search motion estimation algorithm. (a) The original code, (b) The code with
data reuse arrays.
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Figure 4.2: Aﬃne loop structure.
• an application of the proposed technique to compilation of several video processing kernels,
resulting in the provably minimal memory sizes for the arrays without clock period or area
degradation.
4.2 Problem Deﬁnition
The proposed data reuse approach targets an aﬃne N -level loop nest (I1, I2, . . . , IN ) surrounding each
array access, as shown in Fig. 4.2.
The index variable of loop j is Ij and the lower and upper bounds of Ij are lbj(I1, I2, . . . , Ij−1) and
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ubj(I1, I2, . . . , Ij−1), which are aﬃne integer functions of the outer loop index variables I1, I2, . . . , Ij−1
whose coeﬃcients are known at compile-time. For 1 ≤ j ≤ N ,
lbj(I1, I2, . . . , Ij−1) = lbj · Ij
and
ubj(I1, I2, . . . , Ij−1) = ubj · Ij
where lbj = (lbj0, lbj1, . . . , lbj(j−1)), ubj = (ubj0, ubj1, . . . , ubj(j−1)), Ij = (1, I1, I2, . . . , Ij−1)T , and
lbjk, ubjk (0 ≤ k ≤ j − 1) are integers.
The iteration vector of the loop nest is x = (I1, I2, . . . , IN )T , consisting of all loop index variables of
the loop nest. Given a speciﬁc value of each loop index variable between its lower and upper bounds,
the value of the iteration vector is determined and this is called an iteration of the loop nest.
All iterations of the loop nest form the iteration space IS of the loop nest. Thus, the iteration space
of the N -level loops is expressed as a set of integer N -dimensional vectors,
IS = {x | lb1 · I1 ≤ I1 ≤ ub1 · I1, lb2 · I2 ≤ I2 ≤ ub2 · I2, . . . , lbN · IN ≤ IN ≤ ubN · IN ,
x = (I1, I2, . . . , IN )T ∈ ZN}
= {x | Cx ≤ b0, x ∈ ZN} (4.1)
where b0 = (ub10,−lb10, ub20,−lb20, . . . , ubN0,−lbN0)T and
C =
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
1 0 0 . . . 0
−1 0 0 . . . 0
−ub21 1 0 . . . 0
lb21 −1 0 . . . 0
...
...
...
. . .
...
−ubN1 −ubN2 −ubN3 . . . 1
lbN1 lbN2 lbN3 . . . −1
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
.
S(I1, I2, . . . , IN , A[f(I1, I2, . . . , IN )]) in Fig. 4.2 is a group of sequential assignment statements inside
loop IN and an array reference A is involved in it.
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Do i = … to …
 Do j = … to …
   Do l = … to …
     Do k = … to …
       … = A[ Qu + Fx + c ];
     Enddo
   Enddo
 Enddo
Enddo
                 (a)
Do i = … to …
  Do j = … to …
    /* initialize the data reuse array */
    Do y…
RLA[ Hy + d ] = A[ Qu + Hy + d ];
    Enddo
    Do l = … to …
      Do k = … to …
        … = RLA[ Fx + c ];
      Enddo
    Enddo
  Enddo
Enddo
                  (b)
Do i = … to …
  Do j = … to …
    /* initialize the data reuse array */
    Do y…
RLA[ y ] = A[ Qu + h(y) ];
    Enddo
    Do l = … to …
      Do k = … to …
        … = RLA[ g(x) ];
      Enddo
    Enddo
  Enddo
Enddo
                  (c)
Do m = 0 to 10
  Do i = 0 to 1
    Do j = 0 to 1
      Do k = 0 to 5
        … = A[ 4m + 50i + j + k ];
      Enddo
    Enddo
  Enddo
Enddo
                    (d)
Do m = 0 to 10
{
  /* initialize the data reuse array */
  Do y1 = 0 to 1
    Do y2 = 0 to 6
RLA[ 50y1 + y2 ] = A[ 4m + 50y1 + y2 ]; 
    Enddo
  Enddo
  Do i = 0 to 1
    Do j = 0 to 1
      Do k = 0 to 5
        … = RLA[ 50i + j + k ];
      Endo
    Enddo
  Enddo
Enddo
                    (e)
Figure 4.3: (a-c) General loop structure, and (d-e) a simple example. (a) Original program. (b)
Program with directly derived data reuse array. (c) Program with a generalised data reuse array. (d)
Original example program. (e) Example with a directly derived mapping.
For each array reference in a code, a loop nest as shown in Fig. 4.2 can be determined. We assume that
the indexing function of each array reference f(x) (x = (I1, I2, . . . , IN )T ) in the original code consists
of a (potentially multi-dimensional) constant-oﬀset modular mapping of the enclosing loop indices.
We note in passing that this generalises the standard aﬃne assumption, as f(x) = (Gx mod s) + c
is identical to f(x) = Gx+ c when s is suﬃciently large. For the remainder of this chapter, we shall
use the more common aﬃne form for clarity of exposition, but the procedure is equally valid in the
modular case, mutatis mutandis.
A simple and representative such loop structure is shown in Fig. 4.3 (a), where Q, F, and c are general
integral matrices and a vector, respectively. The original array A is accessed inside these loops with
an indexing function E(u,x) = Qu + Fx + c, where u = (i, j)T and x = (l, k)T are an outer loop
iteration vector collecting those iteration indices outside the loop level where the data reuse array
is introduced as shown in Fig. 4.3 (b), and an inner loop iteration vector collecting those iteration
indices within the loop level, respectively. This notation captures potentially multi-dimensional arrays
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in a standard manner by allowing Q, F, and c to have multiple rows. Thus, for example, a ‘C-style’
expression A[10i + 2j][5j] is written as A[
⎛
⎜⎝ 10 2
0 5
⎞
⎟⎠
⎛
⎜⎝ i
j
⎞
⎟⎠].
Let us say we wish to introduce a data reuse array RLA for the loop l to store repeatedly used
data of A in a local small memory in order to reduce accesses to large memory. The array RLA is
initialized between the loops j and l and is accessed inside the inner loops with an indexing function.
Our primary goal is to automatically derive this indexing function. As used in [IBMD04], a simple
way, shown in Fig. 4.3 (b), is to derive this function directly from the original indexing function
E(u,x) = Qu + Fx + c by eliminating the outer loop indices, resulting in Fx + c. The address
function obtained in this way we call the directly derived mapping, and we compare our proposed
approach to this scheme (to our knowledge, this is the only pre-existing scheme for automatically
deriving a valid addressing function). The directly derived mapping has a signiﬁcant disadvantage: in
some cases it may result in ‘holes’ in the on-chip memory arrays, where no data is stored, increasing
signiﬁcantly the memory requirements, as will be shown in this chapter. Meanwhile, a piece of code
is generated to transfer each datum from the original array with an array index Qu+Hy + c to the
data reuse array only once to initialize it, where Hy + c could be seen as an image of the mapping
Fx+ c.
Example 4.1 To illustrate this behaviour, a simple example is shown in Figs. 4.3 (d) and (e). The
original code in Fig. 4.3 (d) consists of four regularly nested loops, and exhibits data reuse (for example
iteration m = i = j = 0, k = 1 and iteration m = i = k = 0, j = 1 read the same array element). In
Fig. 4.3 (e) a data reuse array is introduced for the loop i and the indexing function for it is derived by
eliminating the outer-most loop index m. The number of memory elements needed by this choice of
indexing expression is 56, while the actual number of buﬀered data can be seen from a full unrolling,
to be only 14. This means that 75% of memory elements are not accessed and are wasted.
For real benchmarks, the waste of memory is often considerable, as will be shown in Section 4.5. We
thus want to derive a new indexing function g(x) in Fig. 4.3 (c) for the data reuse array, which can
reduce the required memory space and control the memory waste within a limited range, but that still
preserves the essential characteristics required of a valid indexing expression that shall be shown in
the next section. Moreover, we wish to derive an array index Qu+h(y) for loading buﬀered elements
from the original array. This problem is simple to state, but turns out to have a relatively complex
mathematical structure, which we shall present, along with one method for solving the problem.
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4.3 Characterisation of the Data Reuse Problem
In this section, we derive a mathematical characterisation of the data reuse, and derive a necessary
and suﬃcient condition for a given indexing expression g(x) to be valid.
We may start with the directly derived indexing expression for the data reuse arrayRLA, f(x) = Fx+c
which, as illustrated above, may need a larger memory space than that strictly necessary. Our goal
is, from this starting point, to obtain an alternative mapping g(x) that reduces the on-chip memory
size.
By analyzing the loop structure, we can deﬁne the iteration space, IS of the inner loop nest. The
inner loop nest, corresponding to a data reuse array, is comprised of those loops, outside which the
data reuse array is initialized.
Example 4.2 For the example code in Fig. 4.3 (e), the inner loop nest related to the data reuse
array RLA is (i, j, k) and the corresponding iteration space is IS = {(i, j, k)T | 0 ≤ i, j ≤ 1, 0 ≤ k ≤
5, i, j, k ∈ Z}.
To preserve the data reuse existing in accesses to RLA[f(x)], if f(x) = f(y), where x,y ∈ IS,
i.e. the same datum of the data reuse array RLA is read in iteration x and in iteration y, then we
require g(x) = g(y). Since, in our case, the directly derived indexing function is an aﬃne function
f(x) = Fx+ c, we may write f(x) = f(y) ⇔ F(x− y) = 0. Thus for the remainder of this chapter,
we work with the set of iteration diﬀerences D given by (4.2) and the linear function Fx (x ∈ D).
D = {d | d = x− y, x,y ∈ IS,d ∈ ZN} (4.2)
Claim 4.1 The iteration diﬀerence set D is equal to the Minkowski (set theoretic) sum of IS with
(−IS), IS ⊕ (−IS).
Proof The Minkowski sum of two sets B1 and B2 is a set B1 ⊕ B2 = {b1 + b2 | b1 ∈ B1, b2 ∈ B2}.
The iteration diﬀerence D (4.2) can be expressed as D = {d = x + y | x ∈ IS,y ∈ −IS}. Thus
D = IS ⊕ (−IS).
Claim 4.2 The iteration diﬀerence set can be characterized as the set of all integer points within a
0-symmetric polytope K.
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Proof A polytope in RN is a ﬁnite region of N -dimensional space enclosed by a ﬁnite number of
hyperplanes. A convex polytope can be written as the matrix inequality for real matrix A and real
vector c
{x | Ax ≤ c,x ∈ RN}. (4.3)
Each row in the matrix A corresponds with a bounding hyperplane of the polytope.
If Formula (4.1) is relaxed to allow x to be real vectors, then IS ′ = {x | Cx ≤ b0, x ∈ RN} could be
obtained. Compared to Expression (4.3), IS ′ is clearly a polytope. Likewise, relaxing Formula (4.2)
and taking Claim 4.1 together lead to
K = {d | d = x− y, x,y ∈ IS′,d ∈ RN} = IS′ ⊕ (−IS′). (4.4)
Since IS ′ is a polytope, −IS′ is also a polytope. The polytope manipulation theories in [KGB04]
indicate that the Mikowski sum of two polytopes is a polytope. Therefore, K is a polytope and the
iteration diﬀerence set D is the set of integer points enclosed by the hyperplanes of this polytope.
Moreover, Formula 4.4 also shows that if d = x − y is inside polytope K then −d = y − x is also
inside the polytope, due to the fact that x and y are arbitrary vectors inside IS′. Therefore, K is
0-symmetric.
As a result, it can be concluded that the iteration diﬀerence set D can be characterized as the set of
all integer points within a 0-symmetric polytope K = {x | Rx ≤ b,x ∈ RN} which can be obtained
by Minkowski sum of polytopes IS ′ and −IS′, as shown in Formula 4.4.
Example 4.3 For the example in Fig. 4.3 (e), the iteration diﬀerence set of the inner loops is D =
{(d1, d2, d3) | − 1 ≤ d1, d2 ≤ 1,−5 ≤ d3 ≤ 5}, and its enclosing polytope K is illustrated in Fig. 4.4,
where the dots represent all integer points of D.
Working with the polytope K, we can deﬁne a data reuse set P , which characterizes the data reuse
implicit in the directly derived mapping, P = {x | Fx = 0,x ∈ D} , i.e. the part of the kernel of
the mapping that is also present in the diﬀerence set, P = ker(F) ∩ D. A kernel of a mapping (or
function) f(x) is a set of solutions {x | f(x) = 0}. Note that each element in the set P corresponds to
a diﬀerence in two iteration vectors that access the same array element, precisely capturing the data
reuse present.
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Figure 4.4: The original polytope K, where dots illustrate integer points of the diﬀerence set D.
Our task is to construct a new mapping g(x) that preserves the data reuse present in the directly
derived mapping f(x), while maintaining correctness of the code by never mapping two iteration
vectors that do not re-use the same data element to the same array element.
Deﬁnition 4.1 A mapping g(x) is valid for the data reuse set P , the iteration diﬀerence set D, and
the directly derived mapping f(x) = Fx+ c iﬀ it satisﬁes two conditions:
(i) preservation of existing data-reuse: ∀x (x ∈ P ⇒ g(x) = 0)
(ii) unique indices within the iteration space: ∀x (g(x) = 0 ∧ Fx = 0 ⇒ x /∈ D).
The ﬁrst condition captures the fact that if two iterations of the original code access the same memory
element, then the corresponding iterations of the transformed code should also access the same memory
element. The second condition captures the fact that we can allow the constructed function to map
two vectors to the same memory element when the original mapping did not, only if at least one of
these iterations is outside the iteration space (and therefore never executed in practice). This second
condition can be exploited to ‘crunch down’ the memory requirement.
The remainder of this chapter illustrates how such a mapping can be constructed while aiming for a
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minimal memory requirement.
4.4 Proposed Algorithm
As for the directly derived mapping function f(x), we consider the class of modular mappings for
the potential indexing functions g(x), i.e. g(x) = Gx mod s, where G is an integral matrix and s
is a modulus vector [LF03]. Note that the directly derived mapping from previous work is just a
special case of a modular mapping, and thus our technique automatically generates the former, if no
advantage can be found from the added ﬂexibility given by our proposed scheme (such cases will be
illustrated in Section 4.5).
The proposed approach for obtaining a modular mapping for each data reuse array is shown in Al-
gorithm 1. The input to the algorithm is the iteration space IS of the inner loop nest, where a data
reuse array RLA is accessed, and the coeﬃcient matrix F appearing in the directly derived mapping
fA(x) = Fx + c of the data reuse array. The output is a new modular mapping Gx mod s, on-chip
memory requirement B, loading time C, and a loading code for RLA. There are already several
existing algorithms for the ﬁrst step, the Minkowski sum; as a result, we focus our discussion on the
remaining novel steps. The memory reuse approach proposed in [DSV05] is incorporated into this
algorithm and is shown in steps 6 and 7 in Algorithm 1.
4.4.1 Data Reuse Characterization
As discussed above, the set P = ker(F) ∩ D characterizes the data reuse. We obtain this set in a
parametric fashion, by ﬁrst obtaining a basis (a1,a2, . . . ,ak) for ker(F), where ai ∈ Zn and then
removing any unnecessary vectors from this basis.
A basis for a set (or space) S is a set of linearly independent vectors {a1,a2, . . . ,an} such that each
element s of the set S is uniquely expressed by the linear combination of the set of basis vectors
s = r1a1 + r2a2 + . . . , rnan, where the scalars r1, r2, . . . , rn are unique.
A basis for the kernel of a linear integral mapping Fx can be found by computing the so-called Hermite
normal form of the matrix F [Sch86], as follows.
Given a feasible set of linear equations Fx = 0 in integer variables x, where F is a q × n integral
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Algorithm 1
Input: The iteration space IS and the coeﬃcient matrix Fq×n of a data reuse array RLA of reference
A.
Output: A modular mapping (Gx mod s), on-chip memory requirement B, the loading time C and
the loading code for the data reuse array.
1: K = IS⊕(−IS), K is a 0-symmetric polytope enclosing all integer points in the iteration diﬀerence
set D = {d | d = x− y, x,y ∈ ISj}
{Obtain a data reuse basis characterizing data reuse in accesses to RLA}
2: Compute ker(F) by the Hermite normal form and obtain a set of basis vectors (a1,a2, . . . ,ak)
3: Obtain a data reuse basis (a1,a2, . . . ,am) for the reuse characterization set P in K by Fourier-
Motzkin elimination of redundant vectors from (a1,a2, . . . ,ak)
{Obtain a memory reducing basis for mapping RLA onto on-chip memory}
4: Find the subspace P⊥ orthogonal to P by computing ker(Qm×n), where Qm×n with ai as its ith
row vector
5: Project the polytope K onto the orthogonal space P⊥ to construct a polytope K′
6: Find a basis (a′m+1,a
′
m+2, . . . ,a
′
n) whose integer linear combinations intersect the polytope K′ at
the zero point in the subspace P⊥, transform the basis into the polytope K space to obtain memory
reuse basis (am+1,am+2, . . . ,an), and combine the data reuse basis and the memory reuse basis
to construct a lattice with the basis (a1,a2, . . . ,an)
7: Construct a modular mapping by computing the Smith form of a matrix A = (a1,a2, . . . ,an),
resulting in a modular mapping (Gx mod s) and B =
∏n
i=1 si
{Compute an inverse mapping of the modular mapping for loading data into RLA}
8: Reveal the linear nature of the modular mapping, y = Gx+ diag(s)k
9: Call Feautrier’s PIP software [Fea88] to determine an integral vector k such that for 0 ≤ y ≤ s−1,
x = G−1y−G−1diag(s)k ∈ IS, in order to obtain a loop structure and an inverse mapping h(y)
for loading data. The loading time C can be determined in terms of the loop structure
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matrix, q ≤ n, and x is an n-dimensional vector, we can ﬁnd a unimodular matrix1 V such that
FV = [H 0]. The q ×m matrix H is known as the Hermite normal form of F, and provides a basis
for the set of integer solutions to Fx = 0, given in (4.5), where 0p,b is the p× b matrix of zeros and Ip
is the p× p identity matrix.
(a1,a2, ...,an−q) = Vn×n
⎛
⎜⎝ 0q,1 0q,n−q
0n−q,1 In−q
⎞
⎟⎠ (4.5)
Any solution to Fx = 0 is a linear combination of these basis vectors with integral coeﬃcients [Sch86].
We use this procedure to obtain a basis for ker(F). Algorithms for Hermite normal form are discussed
in [Sch86] and are built into Matlab [Mat] and Maple [Map].
Example 4.4 For the example code from Fig. 4.3 (e), our goal is to characterize the integral solutions
of the equation 50i + j + k = 0. Writing this as Fx = 0, gives F = (50, 1, 1), x = (i, j, k)T . The
solution produced by the method above is given in (4.6), where t1 and t2 are any integers.
x =
⎛
⎜⎜⎜⎜⎝
0 −1
1 25
−1 25
⎞
⎟⎟⎟⎟⎠
⎛
⎜⎝ t1
t2
⎞
⎟⎠ (4.6)
Thus the two basis vectors a1 = (0, 1,−1)T and a2 = (−1, 25, 25)T fully characterize the data reuse
present in accessing the data reuse array within the inner loops. Essentially, this shows us that any two
iteration vectors separated by a linear combination of a1 and a2 will access the same array element.
4.4.2 Fourier-Motzkin Elimination for Removing Redundant Basis Vectors
In the previous step, a basis (a1,a2, . . . ,an−q) for ker(F) was obtained. However, some vectors of the
basis may be redundant.
Deﬁnition 4.2 A redundant basis vector here means that a basis vector aj of ker(F) does not con-
tribute to the solutions inside iteration-space polytope, i.e. if x ∈ ker(F), x = t1a1+ t2a2+ . . .+ tjaj+
. . .+ tkak, where t1, t2, . . . tk are integers and also x ∈ K, then it follows that tj = 0. If this were true,
then the corresponding basis vector aj is a redundant basis vector.
1A unimodular matrix is a square integer matrix with determinant ±1
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The redundant basis vectors could be removed from the basis obtained in the previous step, as they
never play a role in characterizing the data reuse set P , and a minimal basis (a1,a2, . . . ,am), with
m ≤ k for P , is built such that any element of P will then correspond to a linear integral combination
of only these basis vectors. This is an important observation, as it would reduce the constraints on
the derived mapping g(x) imposed by validity condition (i) in Deﬁnition 4.1.
From the Hermite form, we can transform linear constraints deﬁning the polytope K into linear
constraints on the coeﬃcients of the basis vectors.
Example 4.5 For example, from (4.6) and the diﬀerence polytope K = {(x1, x2, x3)| − 1 ≤ x1, x2 ≤
1,−5 ≤ x3 ≤ 5}, we obtain the transformed inequalities
⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
−1 ≤ t2 ≤ 1
−5 ≤ −t1 + 25t2 ≤ 5 .
−1 ≤ t1 + 25t2 ≤ 1
(4.7)
Fourier-Motzkin elimination combined with ﬂoor and ceiling functions can be used to identify redun-
dant basis by identifying upper and lower bounds on each coeﬃcient in turn.
Fourier-Motzkin elimination [Sch86] is a technique used to determine whether a system of linear
inequalities Ax ≤ c has a rational solution x = (x1, x2, . . . , xn) and ﬁnd it. It successively eliminates
n− 1 elements of the unknown vector x to obtain a system, which is equivalent to the original linear
system, with the nth element, the only unknown variable. As a result, the lower and upper bounds of
the nth element are known in the ﬁnal system. For n coeﬃcients t1, t2, . . . , tn, we apply this process
n times to check all coeﬃcients, and only those basis vectors, whose corresponding coeﬃcients’ lower
and upper bounds are not identically zero, are kept.
Example 4.6 Proceeding with the example code, if we ﬁrst eliminate t2 from (4.7) followed by the
ﬂoor and ceiling functions, then we can get the result −3 ≤ t1 ≤ 3. In the second time, we eliminate
t1 from (4.7) followed by the ﬂoor and ceiling functions, resulting in −0.12 ≤ t2 ≤ 0.12. Thus,
t2 = 0 and the corresponding basis vector a2 is redundant and can be removed.
Graphically, it can be seen from Fig. 4.5 that the projection of the polytope K onto the t2 axis does
not include any non-zero integral points. Thus, we obtain a minimal vector set {a1 = (0, 1,−1)T }
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Figure 4.5: Projection of K onto the basis vectors a1 and a2
for P in the example. Essentially, this tells us that the basis vector a2 was superﬂuous, and only
iterations (i, j, k) and (i, j + 1, k − 1) access the same datum of RLA.
4.4.3 Subspace Orthogonal to P
We have now reached the problem of how to build the modular mapping g(x) = Gx mod s satisfying
the validity conditions in Deﬁnition 4.1. In [DSV05], it is demonstrated that to build a modular
mapping one needs only derive the kernel of this mapping, which uniquely deﬁnes the mapping itself.
The kernel of this mapping can be expressed as a lattice Λ. A lattice in n-dimensional Euclidean
space Rn is the set of all integer linear combinations of n n-dimensional basis vectors. Therefore, the
problem of building a valid modular mapping in our work is equivalent to ﬁnding n basis vectors in Zn
that generate the corresponding lattice. Validity condition (i) in Deﬁnition 4.1 can be satisﬁed simply
by including the basis already found for the data reuse set P within this set of vectors. Assuming fewer
than n basis vectors for P were found (in our example, one basis vector for P was found and n = 3),
Λ can be constructed by augmenting these vectors with further basis vectors, whose sole purpose is
to reduce the size of the memory required, thus called memory reducing vectors, taking advantage of
validity condition (ii) in Deﬁnition 4.1 to reduce the required on-chip memory size.
In the proposed approach, these further memory reducing basis vectors are chosen from a vector
subspace P⊥ in Zn orthogonal to the basis found for P , and outside the projection of the polytope
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K onto this orthogonal subspace, as this allows us to transform the problem into that considered in
depth by Darte et al. [DSV05].
Two nonzero vectors v and w in Rn are orthogonal if their dot product is zero, i.e. v · w = 0. A
nonzero vector in Rn is orthogonal to a subspace in Rn if it is orthogonal to every vector in the
subspace. The projection of a vector v on a subspace W in Rn is a vector vW that is in W and equal
to v− v⊥W, where v⊥W is a vector orthogonal to W . Likewise, a vector subspace P⊥ in Zn orthogonal
to the basis found for P is the subspace where every vector is orthogonal to all basis vectors of P , and
the projection of K on the orthogonal subspace is the set of projected vectors, in the subspace, of all
vectors in K.
As a result we can be assured that the mapping generated by the augmented basis is valid, as (i) the
basis vectors for P are elements of the kernel of g(x), thus data reuse is preserved, and (ii) no non-zero
linear integral combination of basis vectors for P and further memory reducing basis vectors can sum
to zero, thus the same memory element is never used for two diﬀerent elements of the original array.
The vector set { a1,a2, . . . ,am}, the basis of P , has already been formed from the previous step. Now
we want to choose the further n −m vectors am+1,am+2, . . . ,an from the vector subspace P⊥. The
ﬁrst step is to ﬁnd the subspace P⊥ orthogonal to the vector set for P . Let Q be the m × n matrix
with ai(1 ≤ i ≤ m) as its ith row vector. Then P⊥ is the solution space of the linear system Qx = 0,
i.e. P⊥ = {x | Qx = 0, x ∈ Zn}. It follows that x is orthogonal to every row vector (that is ai) of Q.
The basis (z1, z2, . . . , zn−m) for P⊥ is given by again applying the Hermite normal form algorithm,
this time to the system of linear equations Qx = 0.
Example 4.7 For the example code, the basis for P is {a1 = (0, 1,−1)T }. Thus the matrix built
according to our approach is Q = (0, 1,−1), and then the basis for P⊥ is ((1, 0, 0)T , (0, 1, 1)T ). This
plane is illustrated graphically in Fig. 4.6. Intuitively, if we restrict our selection of additional memory
reducing basis vectors to only come from this plane, then we can be assured not to violate validity
condition (ii) in Deﬁnition 4.1.
4.4.4 Project the Original Polytope K onto Subspace P⊥
In this step, the goal is to project the original polytope K onto P⊥ to construct a polytope K′, which
carries properties of the polytope K and is perpendicular to the set P . Such a polytope is required
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Figure 4.6: The original polytope K and the orthogonal subspace P⊥.
because we may then choose the n −m basis vectors from the vector subspace P⊥ and outside the
polytope K′, completing the construction of Λ.
After the orthogonal subspace is achieved, we are able to express the polytope K in terms of a new
basis (a1,a2, . . . ,am, z1, z2, . . . , zn−m), consisting of two orthogonal sets of basis vectors: the set for
P and those generating the subspace P⊥. If the original polytope K is
{x | Rx ≤ b, x ∈ Zn},
it can now be expressed in terms of v, i.e.
{v | R(a1,a2, . . . ,am, z1, z2, . . . , zn−m)v ≤ b v ∈ Zn},
where v is an n-dimensional integer vector (v1, v2, . . . , vn)T , because x can be expressed as x =
(a1,a2, . . . ,am, z1, z2, . . . , zn−m)v.
We now project the original polytope onto only those axes corresponding to the basis vectors or-
thogonal to P . That is, the polytope K is projected onto vm+1, vm+2, . . . , vn coordinates, which are
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orthogonal to P , to construct the polytope K′. This procedure can be completed using the projection
function in MATLAB with the MPT toolbox [KGB04].
Example 4.8 For the example code, every point x inside K expressed by the new basis comprised
by two orthogonal subsets is
x =
⎛
⎜⎜⎜⎜⎝
0 1 0
1 0 1
−1 0 1
⎞
⎟⎟⎟⎟⎠
⎛
⎜⎜⎜⎜⎝
v1
v2
v3
⎞
⎟⎟⎟⎟⎠ ,
and the original polytope K is
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
1 0 0
−1 0 0
0 1 0
0 −1 0
0 0 1
0 0 −1
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
x ≤
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
1
1
1
1
5
5
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
.
After replacing x by v, K becomes
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
0 1 0
0 −1 0
1 0 1
−1 0 −1
−1 0 1
1 0 −1
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
⎛
⎜⎜⎜⎜⎝
v1
v2
v3
⎞
⎟⎟⎟⎟⎠ ≤
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
1
1
1
1
5
5
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
.
Then we project K onto v2 and v3 coordinates because the corresponding two basis vectors are from
the orthogonal subspace P⊥ and the obtained K′ is
⎛
⎜⎜⎜⎜⎜⎜⎜⎝
0 1
0 −1
1 0
−1 0
⎞
⎟⎟⎟⎟⎟⎟⎟⎠
⎛
⎜⎝ v2
v3
⎞
⎟⎠ ≤
⎛
⎜⎜⎜⎜⎜⎜⎜⎝
3
3
1
1
⎞
⎟⎟⎟⎟⎟⎟⎟⎠
,
as the dark area shown in Fig. 4.7, where the integral points in K′ are in black.
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Figure 4.7: K′: the projection of K onto P⊥
4.4.5 Construction of Lattice Λ
We follow the method of [DSV05] to choose n−m basis vectors a′m+1,a′m+2, . . . ,a′n in the subspace P⊥,
which form a basis for a lattice which intersects the polytope K′ only at the zero vector. Intuitively,
the idea is to ﬁnd a dense lattice of integral points that intersects polytope K′ only at the zero point.
The restriction that it intersects only at zero corresponds to validity condition (ii) in Deﬁnition 4.1
that is a mapping g(x) is valid if x ∈ ker(g(x)), x /∈ ker(F) ⇒ x /∈ D. We thus may reframe this as
(ker(g(x)) \ ker(F))
⋂
D = {0}. (4.8)
The n−m basis vectors which we want to obtain is just used to generate the lattice Θ for ker(g(x)) \
ker(F). We can express the validity condition (4.8) in terms of the polytope K which encloses D,
and thus we get the expression Θ
⋂K = {0} that shows the reason that we want to ﬁnd a lattice
intersecting the polytope only in the zero point. We will ﬁrst build such a lattice in the subspace P⊥
and then transform it into the original iteration space.
The requirement for a dense lattice corresponds to a requirement for minimal on-chip memory size.
Indeed, it is proved in [DSV05] that the memory requirements will be bounded from above by the
determinant of the lattice. The determinant of a lattice formed by integer linear combinations of basis
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vectors a1,a2, . . . ,an is the determinant of the matrix with ith column equal to ai.
We incorporate the heuristic (brieﬂy described in Section 2.5.4) proposed in [DSV05] to ﬁnd such a
lattice for the polytope K′ in Zn.
Example 4.9 For the example code, the two successive minima of K′ as shown in Fig. 4.7 in Z2 are
λ1 = 3 and λ2 = 1, thus ρ1 = 4 and ρ2 = 2 are chosen. Here we choose ρi as the smallest possible
power of 2 to reduce the algorithmic complexity [DSV05] on the choice of values ρi, as in [DSV05] it
is required that ρi−1 is a multiple of ρi. Because the λ1 is obtained in the direction of vector (0, 3)
and K′ is elongated in this direction, e1 is ﬁxed to the vector (0, 1)T . The other vector could be an
arbitrary vector from Z2 independent of the previous vector e1. We just choose e2 = (1, 0)T . Now we
can assemble two further basis vectors a′2 = ρ1e1 = (0, 4)
T and a′3 = ρ2e2 = (2, 0)
T for a lattice which
only intersects K′ at 0. In particular, note that these two basis vectors and their combinations, shown
as stars in Fig. 4.7, are outside of K′.
We now transform these basis vectors a′m+1,a′m+2, . . . ,a′n into the space of the original polytope K.
Because the polytope K′ was obtained by projecting K onto the coordinates vm+1, vm+2, . . . , vn in
Section 4.4.4, we can transform all vectors in K′ back by
x = (a1,a2, . . . ,am, z1, z2, . . . , zn−m)(0, 0, . . . , 0, vm+1, vm+2, . . . , vn)T .
In this way, we get the required n − m vectors am+1,am+2, . . . ,an. As a result, we obtain a basis
(a1,a2, . . . ,an) for a lattice Λ.
Example 4.10 For the example code, the two basis vectors a′2 and a′3 are transformed into a2 =
(0, 4, 4)T and a3 = (2, 0, 0) by
x =
⎛
⎜⎜⎜⎜⎝
0 1 0
1 0 1
−1 0 1
⎞
⎟⎟⎟⎟⎠
⎛
⎜⎜⎜⎜⎝
0
v2
v3
⎞
⎟⎟⎟⎟⎠ .
It is these two basis vectors that generate the lattice Θ and make it intersecting with the polytope K
only at zero. As a result, we obtain the basis given in (4.9) for a lattice Λ, which expresses the kernel
of the modular mapping we want to build, consisting of the one reuse basis vector and two memory
reducing basis vectors which are perpendicular to the former.
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a1 =
⎛
⎜⎜⎜⎜⎝
0
1
−1
⎞
⎟⎟⎟⎟⎠ , a2 =
⎛
⎜⎜⎜⎜⎝
0
4
4
⎞
⎟⎟⎟⎟⎠ , a3 =
⎛
⎜⎜⎜⎜⎝
2
0
0
⎞
⎟⎟⎟⎟⎠ . (4.9)
4.4.6 Modular Mapping Construction
After a lattice Λ is obtained, a modular mapping can be formed following Proposition 2 in [DSV05].
Brieﬂy, this involves forming a matrix A whose columns are the basis vectors of the lattice and obtain-
ing the Smith form [Sch86] of A. An integral matrix A can be diagonalised by unimodular matrices
G and U, resulting in the Smith form S = GAU of the matrix, where G and U are unimodular
matrices. This factorization provides the required modular mapping directly as g(x) = Gx mod s,
where S = diag(s), a square diagonal matrix with elements of s on the leading diagonal. The memory
size required by this mapping is no more than the determinant of the lattice
∏n
i=1 si [DSV05].
Claim 4.3 The modular mapping Gx mod s, generated using the approach we propose, is valid for
the set P , the polytope K and the directly derived mapping f(x).
Proof Every x in ker(Gx mod s) has a representation as an integral linear combination of the basis
vectors a1,a2, . . . ,an,
x = t1a1 + . . . + tmam︸ ︷︷ ︸
P
+ tm+1am+1 + . . . + tnan︸ ︷︷ ︸
P⊥
, (4.10)
where t1, t2, . . . , tn are integers. This shows that x can indeed be expressed as a sum of a vector in P
and a vector in P⊥ as indicated by Fig. 4.8.
For condition (i) in Deﬁnition 4.1, we can see that P ⊆ ker(Gx mod s) from (4.10), so every x ∈ P
in the polytope K also makes Gx mod s = 0.
For condition (ii), consider the way we have obtained the lattice in Section 4.4.5 according to equation
4.8, we conclude that any other elements in the ker(Gx mod s) are outside the polytope K.
Overall, the obtained modular mapping Gx mod s is a valid mapping for the data reuse set P and
the iteration diﬀerence set D.
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P⊥
0
x
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xP⊥
Figure 4.8: The decomposition of x, x = xP + xP⊥.
Example 4.11 For the example code, following this procedure results in the modular mapping with
G =
⎛
⎜⎜⎜⎜⎝
0 1 0
1 0 0
0 1 1
⎞
⎟⎟⎟⎟⎠ and s = (1, 2, 8)T . Under this mapping, the required memory size is no more
than 1 × 2 × 8 = 16. In this example, the memory size is reduced 3.5 times. We shall show in the
Section 4.5, that also for real benchmarks the reduction in memory size can be considerable.
It is worth noting that while it is clear that a modular mapping Gx mod s uses no more than Πni=1si
memory elements, this may not be a tight bound. In general, the ‘modulo’ part of the mapping may
be unused, resulting in a potentially tighter bound of
Πni=1 min
{
si,
(
max
x∈IS
(gix)− min
x∈IS
(gix) + 1
)}
,
where gi is the ith row vector of the transformation matrix G and x is an iteration vector inside the
iteration space IS. It is this bound that we shall use in the results section.
Example 4.12 For the example code, this reduces the memory requirement from 16 to 14, equivalent
to the modulus vector becoming s = (1, 2, 7)T .
4.4.7 Loading the Data: Inverse Mapping
The method outlined above can generate a modular mapping from the directly derived indexing
expression for the data reuse array, in order to reduce the memory requirement. However, as shown
in Fig. 4.3 (c), the code must also initialize the data reuse array by copying data from original array
in external memory. Hence for each element of the data reuse array, we must be able to correctly
identify, with minimal control overhead, the corresponding element in the original array. As a result
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of the modulo operation, the mapping reuse array index to original array index may, in general, be
piecewise-aﬃne.
The indexing function y = Gx mod s derived by the proposed approach results in unimodular (and
hence invertible) G, as discussed above. However, the modulo operation complicates the inverse. Re-
writing the preceding expression as y = Gx+ diag(s)k, where k = (k1, k2, . . . , kn)T and ki is integer,
reveals the linear nature of the problem.
For a particular data reuse array index y, our aim is to establish an aﬃne function h(y) equal to the
indexing expression Fx + c for any corresponding iteration vector x accessing the element indicated
by this array index.
The obtained modular mapping is not injective because some iteration vectors are mapped to the
same memory location due to data reuse. Therefore, we can not simply invert the matrix G to form
the inverse of the modular mapping. However, in reality there must exist a right inverse, i.e. for
each y = Gx + diag(s)k there is an iteration vector x corresponding to this y. We may write
x = G−1y − G−1diag(s)k. The goal must therefore be to determine a suitable k such that this
iteration vector lies inside the iteration space. Once such an iteration vector x has been found, the
function h(y) is directly obtained as
h(y) = Fx+ c = FG−1y + c−FG−1diag(s)k. (4.11)
To explain this, a diagram is presented in Fig. 4.9. Two iteration vectors x1,x2 in IS are mapped
to the same location y of the on-chip data reuse array RLA by Gx mod s, and mapped to the same
location z of the original array A by E(u,x) = Qu+Fx+ c (refer to Fig. 4.3) as well. The datum of
these two locations is the same. y can be inversely mapped to either one of x1 and x2 by constructing
an appropriate inverse of the modular mapping, say x1. Then, from the iteration vector x1, Qu+h(y),
where h(y) = Fx1 + c, indicates the location z of A. Finally, the datum is copied to the memory
location y of the data reuse array RLA from the location z of the original array A.
As a result, the problem can be formulated in Problem 4.4.
Problem 4.4 For each y given by y = Gx mod s, the problem of loading the corresponding datum
can be deﬁned as to determine an integral vector k such that G−1y−G−1diag(s)k ∈ IS.
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RLA
A
IS
y
x1
x2
z
Gx1 mod s
h(y)
Qu + Fx2 + c
Gx2 mod s
Qu + Fx1 + c
Qu + h(y)
Figure 4.9: The relationship between the iteration space IS, the original array A, and the on-chip
reuse array RLA. More than one element in IS can map to the same element of each array.
Since IS is a convex polytope, this is a parametric integer linear program with variable k and pa-
rameter y. Such a problem can be solved by Feautrier’s PIP software [Fea88], and always leads to
a guaranteed solution by construction. The solution, usually, is a piecewise-aﬃne and multi-level
conditional expression in terms of the parameters. The nested conditions correspond to a loop nest
where the data reuse array is initialized (loaded). Once such a loop nest is obtained, the time spent
on transferring data from the previous memory level to the data reuse array can be determined.
Example 4.13 For the example code, the parameter y = (y1, y2, y3)T is between (0, 0, 0)T and
(0, 1, 6)T , as derived from the previous step of the proposed procedure. PIP provides the solution
shown below:
k =
⎧⎪⎨
⎪⎩
(−y1,−y22 ,−y38 )T if y3 ≤ 5
(−y1 + y3 − 5,−y22 ,−y38 )T otherwise.
Bring the domain of y
y = {(y1, y2, y3) | y1 = 0, 0 ≤ y2 ≤ 1, 0 ≤ y3 ≤ 6, y1, y2, y3 ∈ Z}
into the expression above simpliﬁes it to
k =
⎧⎪⎨
⎪⎩
(0, 0, 0)T if y3 ≤ 5
(y3 − 5, 0, 0)T otherwise.
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Do m = 0 to 10
  Do i = 0 to 1
    Do j = 0 to 1
      Do k = 0 to 5
        … = A[ 4m + 50i + j + k ];
      Enddo
    Enddo
  Enddo
Enddo
                    (a)
Do m = 0 to 10
{
  /* initialize the data reuse array*/
  Do y2 = 0 to 1
     Do y3 = 0 to 6
RLA[ y2 ][ y3 ] = A[ 4m + 50y2 + y3];
  Do i = 0 to 1
    Do j = 0 to 1
      Do k = 0 to 5
        … = RLA[ i mod 2 ][ (j + k) mod 7];
      Enddo
    Enddo
  Enddo
Enddo
                    (b)
Figure 4.10: Example code (continued): the indexing function of RLA is the new modular mapping
Gx mod s. (a) Original program; (b) Program with the modular mapping.
Once the parameter k is found piecewise, the inverse mapping h(y) can be obtained as deﬁned in
Equation (4.11) with F = (50, 1, 1), G =
⎛
⎜⎜⎜⎜⎝
0 1 0
1 0 0
0 1 1
⎞
⎟⎟⎟⎟⎠, s = (1, 2, 7)T and c = 0. After simpliﬁcation,
h(y) is derived as follows:
h(y) =
(
0 50 1
)
y.
Finally the loop structure of the example code in Fig. 4.10 (a) is transformed to that in Fig. 4.10 (b).
This is a complete code, explicitly including data transfer to the reuse array RLA and data access to
it with a modular mapping. Thus the example is complete.
So far, we have systematically described the proposed approach, which generates a modular mapping
for a data reuse array with minimummemory requirement and an inverse of the mapping for loading the
data reuse array, by using the example. We abstract the problem and solve it in the polyhedral domain.
In the next section, the proposed approach will be applied to several real kernels to demonstrate its
impact.
4.5 Experiments and Discussion
The approach described above has been implemented in MATLAB, except for the last step, which is
implemented using PIP. The inputs to our system are a polytope expressing the inner loop iteration
space and an integer coeﬃcient matrix F of the directly derived mapping for a data reuse array, and
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Table 4.1: Statistics for the benchmark set.
Benchmark # Loops # Targeted arrays Array size
FSME 6 2 144 × 176
HME 6 2 144 × 176
Sobel 4 2 144 × 176
Table 4.2: Data reuse results. (a) original implementation without data reuse, (b) implementation
with data reuse arrays for the outer-most loop, (c) implementation with data reuse arrays for the
second-most outer loop.
Benchmark (a) (b) (c)
FSME # oﬀ-chip RAM accesses 4048528 40× 16×
# on-chip BRAMs 0 3 2
HME # oﬀ-chip RAM accesses 242608 38× 17×
# on-chip BRAMs 0 2 2
Sobel # oﬀ-chip RAM accesses 444744 6× 2×
# on-chip BRAMs 0 1 1
the outputs are a modular mapping for the array, its inverse and a loop structure for loading the
reused data. For demonstration of the ability of our approach to reduce the storage space, we have
applied the approach to several kernels of image processing applications, including full search motion
estimation (FSME) [BK97], hierarchical motion estimation (HME) existing in QSDPCM [Str88], and
the Sobel edge detection algorithm [hs]. The full search motion estimation is widely used and is a
typical kernel for many video processing applications; its loop structure was shown in Fig. 4.1 (a).
The QSDPCM algorithm contains a hierarchical motion estimation and our approach operates on the
ﬁrst level. Sobel edge detection algorithm contains a imperfectly nested loop. We assume that the
benchmarks operate on 144 × 176 (QCIF video standard) frame size and these frames are stored in
oﬀ-chip RAMs. The characteristics of the benchmarks are shown in Table 4.1.
Data reuse arrays have been introduced for each kernel at each level of the nested loop. Because,
usually, introduction of data reuse arrays for outer loops can exploit larger data locality and require
storage of a larger amount of data as well, we have introduced data reuse arrays for the outermost,
second-most outer and third-most outer loops in our experiments. All algorithm versions have been
implemented in Handel-C and compiled and synthesized using Celoxica DK development environment,
and then placed and routed using Xilinx ISE. All results are obtained using the Celoxica RC300
platform with a Xilinx Virtex II XC2V6000 FPGA.
The ﬁrst set of results concerns the reduction in oﬀ-chip memory accesses that is achievable using the
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Figure 4.11: Experimental results: (a) Clock period and (b) number of slices. FSME(b), FSME(c),
HME(e) and Sobel(g) correspond to the columns (b), (c), (e) and (g) in Table 5.2 respectively.
scratch-pad memories, as discussed in the previous chapter. This reduction is the same, whether our
approach or a directly derived address mapping [KC02] is used. Column (a) in Table 4.2 gives the
absolute number of accesses to oﬀ-chip memories whereas the last two columns present the number of
times reduction over (a). We can see that introduction of data reuse arrays leads to large reductions
of the number of accesses to oﬀ-chip memories up to 40 times. Under the directly derived addressing
scheme, these improvements come with a relatively signiﬁcant penalty in the system area. Overheads
in the amount of on-chip Block RAMs (in Table 4.2) and slices (shown in Fig. 4.11 (b)) are introduced
due to buﬀering reused data in the local memories.
In contrast, our proposed approach is capable of achieving the same reduction in oﬀ-chip communica-
tion with only a minimal on-chip memory utilization, and without worsening the system performance
in clock period as can be seen in Fig. 4.11 (a), where there is a group of three columns and the ﬁrst
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column shows the clock period for the original implementation and other two columns show the clock
period for data reuse implementations, by comparing the data reuse implementations with the directly
derived mappings and the modular mappings. The modulo operations required by the modular map-
pings are optimized and scheduled to not increase the critical pathes of the tested circuits. We have
compared the memory sizes required by the directly derived mapping, the modular mapping generated
using our approach, and the actual number of distinct buﬀered data, obtained by fully unrolling the
code. The results in Table 4.3 are the total storage space required by all targeted arrays in each
benchmark and the address functions for the data reuse arrays obtained through the directly derived
mappings (DM) and the modular mappings (MM). The memory size is measured by the number of
memory elements; the width of each element remains constant across the comparison. Table 4.3 shows
that the memory size required by the modular mapping generated using our approach is, for each
case, the minimum possible, i.e. the same as the number of data buﬀered in the data reuse arrays.
Compared with the memory requirement of the directly derived mapping, the modular mapping can
lead to a signiﬁcant reduction of more than 10 times. Therefore, our approach can accurately evaluate
the memory requirement of data reuse arrays.
At the same time, we can see that in cases (a), (d) and (f) the memory requirements are the same
between directly derived mapping and modular mapping, and the obtained modular mappings have
the equivalent forms as the directly derived mappings for these cases, as shown in the last two columns
of Table 4.3. Therefore, in practice, our approach has achieved an optimal mapping which requires
the smallest storage space in all mappings for targeted arrays.
The compile-time computational complexity of our approach is higher than the method to directly
derive mappings, and is worst-case exponential in the number of loop levels (not the number of memory
accesses). However, it should be noted that the number of loop levels in real benchmarks is typically
small (6 or fewer), and all results in this chapter took less than a second to compute.
4.6 Summary
This chapter has presented an approach to automatically derive the address mappings for data reuse
arrays and the inverse of these mappings so that the required memory size can be minimized. We char-
acterize the data reuse in the polyhedral domain and combine a lattice-based memory reuse method
into our approach. The approach has been automated using existing numerical computing tools with
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two input parameters which are easily obtained from the target aﬃne loop nest. The generated ad-
dress mapping and initialization code for the data reuse arrays complete the corresponding data reuse
transformation. These enable the approach to be integrated into existing hardware compilation tools.
We have demonstrated up to 40× (average 10×) reduction of the memory size compared with the
directly derived mapping. This reduction also results in improvement in slice count and does not
worsen clock period for the example circuits when modular mappings are used.
The approach presented in this chapter allows us to accurately evaluate the data reuse options, which
buﬀer diﬀerent amounts of data locally and thus require diﬀerent memory sizes and loading time,
deﬁned by the data reuse approach in Chapter 3. The number of memory resources required by a data
reuse array and the time for initializing the array can be computed at compile-time now by applying
the approach to each data reuse array in a data reuse option. This provides us with information about
which data reuse options could bring the optimal trade-oﬀ between resource utilization and oﬀ-chip
communication. Based on this information, data reuse exploration for low power system designs will
be carried out in Chapter 5 and data reuse exploration combined with data-level parallelization for
high performance designs will be performed in Chapter 6.
Chapter 5
Data Reuse Exploration for Low Power
5.1 Introduction
This chapter considers the problem of exploiting data reuse for low power system designs in FPGA-
based platforms [LCMC07b]. Data dominated applications, such as real-time digital signal processing,
usually involve a large number of data transfers between the processor and oﬀ-chip memories, which
could consume 50-80% of the embedded system energy [SUC01]. Therefore, design space exploration
aimed at reducing the proportion of power consumed by such external memory accesses is highly
necessary to improve the system energy dissipation.
In Chapter 3, the approach conducting data reuse and identifying data reuse options has been pre-
sented. The experimental results from implementing some data reuse options of the full search motion
estimation algorithm show that keeping frequently used data in FPGA on-chip memories leads to a
signiﬁcant reduction in the oﬀ-chip memory accesses. However, we have not addressed the question of
which data reuse options are the most promising for each array reference, when considering platforms
with the limited on-chip resources. It is this issue that will be addressed in this chapter, where data
reuse decisions will be made in terms of low power.
The target platform in this chapter is similar to the one in Fig. 3.3, but assuming two memory levels,
oﬀ-chip RAM and on-chip RAM, are available to store data under operations and registers are just for
intermediate variables (the approach proposed in this chapter is easily extended to multiple memory
levels). Therefore, the number of on-chip RAMs available is considered as a constraint in the data reuse
exploration. Section 5.2 gives an example showing that the design exploration for low power is limited
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by the size of the on-chip RAM, and also illustrating the impact of diﬀerent data reuse options on the
on-chip memory requirement and the system power. In Section 5.3, we have developed an analytical
formulation of the data reuse exploration problem for global optimization, obtaining the most power
eﬃcient designs under the on-chip memory constraint. This exploration problem is NP-hard but we
show in Section 5.4 that it is equivalent to the Multiple-Choice Knapsack Problem [MT90]. As a result,
existing algorithms can be used to ﬁnd optimal solutions to the data reuse exploration problem. We
use an algorithm described in Section 5.4 to solve the problem in pseudo-polynomial time [GJ79].
To make the data reuse decision for low power designs at the high level synthesis stage, it is necessary
to have a power model which can estimate the power consumed by the designs with diﬀerent data
reuse options at compile time. Based on the analysis of the power results of a benchmark, a system
dynamic power model considering the power consumed in oﬀ-chip RAMs and consumed on-chip is
proposed in Section 5.5. This power model is parameterizable and estimates the power consumption
for each data reuse conﬁguration with suﬃcient accuracy to allow optimization to be carried out in
our work.
Given the on-chip RAM requirement and loading time of each data reuse option in Chapter 4, the
power consumption of each data reuse option and the problem formulation in this chapter, the data
reuse exploration can be automated. The results from applying this approach to several benchmarks
in Section 5.6 demonstrate that the proposed approach is able to make the correct data reuse decision
for low power designs. Finally, this chapter is concluded in Section 5.7. The proposed approach will
be presented based on FPGA reconﬁgurable systems in this chapter.
The main contributions of this chapter are:
• a formalization of the problem of exploring data reuse space with the low power objective under
an on-chip memory constraint,
• a simple and experimental power consumption model for FPGA-based reconﬁgurable systems,
• the recognition that, under this power model, the problem is equivalent to the well-known
Multiple-Choice Knapsack Problem [MT90], and
• an application of the proposed approach to several benchmarks, resulting in the optimal designs
balancing the power consumption and the on-chip memory utilization.
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5.2 Motivational Example
The problem under consideration is how to generate a low power FPGA-based system for a data dom-
inated application implemented in imperative code, usually containing loop nests. Oﬀ-chip memory
access is one of the main sources of system power consumption, and therefore we exploit data reuse to
reduce the number of oﬀ-chip memory accesses. Buﬀering potentially reused data on-chip in diﬀerent
levels of the loop nest enables exploration of low power designs from the imperative code.
Example 5.1 This can be demonstrated using a segment of the full search motion estimation algo-
rithm as shown in Fig. 5.1 (a). For easy illustration, it is assumed that two memory levels are available
in the target FPGA-based platform, oﬀ-chip RAM and FPGA on-chip embedded RAM. Following the
approach in Chapter 3, in this example there are six data reuse options, in each of which an array
mapped to on-chip RAMs could be introduced to buﬀer reused data at one of the points RLp0–RLp5
for the oﬀ-chip large array previous frame. As discussed in Section 3.3, we can identify an option
without data reuse and four beneﬁcial data reuse options1, as shown in Fig. 5.1 (b)–(f). Assuming
QCIF frame size, the number of oﬀ-chip memory accesses of the implementation in (b) is 2052864.
When data reuse is exploited in (c)–(d), the number of oﬀ-chip memory accesses are 684288, 228096,
76032 and 25344, respectively, with respective requirements of 384 bits, 1152 bits, 16896 bits and
202752 bits of on-chip RAM. We can see that an 81-fold reduction in the number of accesses to the
oﬀ-chip memory can be obtained at the cost of 202752 bits of on-chip RAM. However, if the target
FPGA contains less RAM than this or if the target utilization is less than this, then the data reuse
design in (f) is infeasible and the large reduction in the number of oﬀ-chip memory accesses cannot
be exploited. We may need to consider other data reuse options in terms of the memory resources
available.
Certainly, greater reduction in the number of oﬀ-chip memory accesses requires greater on-chip memory
space as shown by the example, and fewer oﬀ-chip memory accesses lead to less power consumed oﬀ-
chip. However, the power models used in [CdGS98] and the power model proposed in Section 5.5
show that the power consumption of on-chip memories increases with the size. This means that
exploiting data reuse could lead to oﬀ-chip power reduction and on-chip power increase at the same
time, resulting in uncertainty in the trend of total system power as the on-chip buﬀer increases. If a
1A beneﬁcial data reuse option is an option in which for each array buﬀering reused data the number of reads from
this array is larger than the number of writes to it.
5.2. Motivational Example 107
/* RLp0 */
Do x = 0 to N/B-1
  /* RLp1 */
  Do y = 0 to M/B-1
    /* RLp2 */
    Do i = -P to P
      /* RLp3 */
      Do j = -P to P
        /* RLp4 */
        Do k = 0 to B-1
          /* RLp5 */
          Do l = 0 to B-1
           ...
           … = previous_frame [ (B*x+i+k)*M + B*y + j + l ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (a)
Do x = 0 to N/B-1
  Do y = 0 to M/B-1
    Do i = -P to P
      Do j = -P to P
        Do k = 0 to B-1
          Do l = 0 to B-1
           ...
           … = previous_frame [ (B*x+i+k)*M + B*y + j + l ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (b)
Do x = 0 to N/B-1
  Do y = 0 to M/B-1
    Do i = -P to P
      Data_loading( RLp3, previous_frame);
      Do j = -P to P
        Do k = 0 to B-1
          Do l = 0 to B-1
           ...
           … = RLp3 [ fp( j, k, l ) ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (c)
Do x = 0 to N/B-1
  Do y = 0 to M/B-1
    Data_loading( RLp2, previous_frame);
    Do i = -P to P
      Do j = -P to P
        Do k = 0 to B-1
          Do l = 0 to B-1
           ...
           … = RLp2 [ fp( i, j, k, l ) ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (d)
Do x = 0 to N/B-1
  Data_loading( RLp1, previous_frame);
  Do y = 0 to M/B-1
    Do i = -P to P
      Do j = -P to P
        Do k = 0 to B-1
          Do l = 0 to B-1
           ...
           … = RLp1 [ fp( y, i, j, k, l ) ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (e)
Data_loading( RLp0, previous_frame);
Do x = 0 to N/B-1
  Do y = 0 to M/B-1
    Do i = -P to P
      Do j = -P to P
        Do k = 0 to B-1
          Do l = 0 to B-1
           ...
           … = RLp0 [ fp( x, y, i, j, k, l ) ];
           …
          Enddo
        Enddo
      Enddo
    Enddo
  Enddo
Enddo
                                 (f)
Figure 5.1: The code segment of the full search motion estimation algorithm. (a) The code commented
with possible data reuse levels at RLpi. (b) Implementation without data reuse. (c) Implementation
with a data reuse array introduced at RLp3. (d) Implementation with a data reuse array introduced
at RLp2. (e) Implementation with a data reuse array introduced at RLp1. (f) Implementation with
a data reuse array introduced at RLp0.
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data reuse option introduces a large on-chip buﬀer to reduce oﬀ-chip memory access, but the system
power increases, then we should not choose this option.
Therefore, on the one hand, exploiting data reuse to improve system power consumption is limited by
the on-chip memory resources available. On the other hand, large on-chip buﬀers do not guarantee
an optimal power solution. As a result, automatic exploration of the data reuse design space at
the early design stage is very important to determine a power-optimal design, especially when there
exist a number of possible data reuse designs. In the next section, this problem is formulated as an
Integer Linear Programming program and is automatically solved by transforming to a Multiple-Choice
Knapsack Problem.
5.3 Formulation of the Data Reuse Exploration Problem
The proposed data reuse approach in Chapter 3 targets N -level loop nests surrounding multiple array
references. For each reference to an array, there are up to N possible places where a data reuse array
can be inserted to buﬀer elements of the array. A data reuse option could contain t (1 ≤ t ≤ N)
data reuse arrays, each of which is present in a distinct loop level. Multiple data reuse arrays of a
data reuse option are mapped on diﬀerent memory levels of the target platform. Given U memory
levels available in a platform, with the original large array is stored in the highest level, there could
be
∑U−1
t=1
(N
t
)
data reuse options for each reference. Therefore, for R references, the candidate pool
has up to (
∑U−1
t=1
(N
t
)
)R options, which results in a very large search space for modest R. It is very
time-consuming to enumerate all possible design options and then choose the optimal one. The work
in this chapter is to automate the eﬃcient design exploration. It shall be shown in this chapter
that choosing the best option from the large pool with the objective to minimize the system power
consumption under the on-chip memory constraint can be formulated as a Multiple-Choice Knapsack
Problem (MCKP).
Most on-chip embedded RAMs within the FPGAs in the current FPGA-based platforms are homoge-
neous in terms of latency and power consumption per access, and are assumed in this chapter to be
available for data reuse, thus providing two levels of memory accesses (i.e. on-chip and oﬀ-chip RAM
accesses). The problem formulation described in the following is for this memory organization, but it
is easily extended to multiple memory levels.
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For the presentation in this section, we assume the following notations. There are R array references
(loads/stores) Ai (1 ≤ i ≤ R) and reference Ai owns Ei (1 ≤ Ei ≤ N+1) data reuse options for on-chip
buﬀer placement OPij (1 ≤ j ≤ Ei), including the option where no on-chip buﬀer is introduced. In
each data reuse option of reference Ai there is only one data reuse array (level), due to the two-level
memory hierarchy. Here, Ei may be less than N +1 because some data reuse options could be illusive,
e.g. the number of reads from the data reuse array is not larger than the number of writes to it in the
possible options (see Section 3.2.3), and Ei equal to one means that no data reuse array is introduced
for the reference.
Each OPij will consume power Pij , including on- and oﬀ-chip power and the overheads required to load
the on-chip buﬀer, as calculated in Section 5.5, and occupy Bij blocks of on-chip RAM, a value that
can be calculated following the approach in Chapter 4. Then, the problem of data reuse exploration
for low power desings can be deﬁned as the following:
min :
R∑
i=1
Ei∑
j=1
Pijxij (5.1)
subject to
R∑
i=1
Ei∑
j=1
Bijxij ≤ B (5.2)
Ei∑
j=1
xij = 1, 1 ≤ i ≤ R (5.3)
xij ∈ {0, 1}, 1 ≤ j ≤ Ei, 1 ≤ i ≤ R (5.4)
The objective function, minimization of the system power consumption, is given in (5.1). The power
consumption is memory-related as the data reuse transformation in this work only aﬀects the data
transfers and accesses between oﬀ-chip and on-chip memories. In other words, only this part of the
system power consumption varies across diﬀerent data reuse designs of an application. These shall
be discussed in the next section in detail. Therefore, we formulate the memory-related power as the
objective and the power caused by each array reference is added together. Inequality (5.2) deﬁnes the
on-chip memory constraint, where B is the number of on-chip RAM blocks available and the sum in
the left hand side is the total number of RAM blocks required to buﬀer data of all array references. For
the case where multiple memory levels exist, inequality (5.2) can be applied to each level to consider
the overall resource constraints. Variables xij can only be set to zero or one in (5.4). Here, xij is equal
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to one if and only if option OPij is selected for the reference Ai. Finally, equation (5.3) indicates that
exactly one option is chosen for each reference.
This ILP problem could be solved with general purpose ILP software, however there is a correspondence
between this problem and the so-called Multiple-Choice Knapsack Problem (MCKP), and as a result
algorithms used to solve the MCKP can be applied to this problem. In the next section, the MCKP
and existing algorithms will be brieﬂy described.
5.4 Multiple-Choice Knapsack Problem
TheMultiple-Choice Knapsack Problem is the following problem [MT90]. Given r classes N1, N2, . . . , Nr
of items to pack in a knapsack with a capacity limit C, and each item of class Ni having a proﬁt pij
and a weight wij , one item is chosen from each class such that the proﬁt sum is maximized and the
weight sum does not exceed the capacity limit, as shown in (5.5)–(5.8).
max : z =
r∑
i=1
∑
j∈Ni
pijxij (5.5)
subject to
r∑
i=1
∑
j∈Ni
wijxij ≤ C (5.6)
∑
j∈Ni
xij = 1, i = 1, . . . , r (5.7)
xij ∈ {0, 1}, i = 1, . . . , r, j ∈ Ni (5.8)
assuming Nh
⋂
Nk = ∅ for all h = k.
We can take each array reference in the data reuse exploration problem to be a class and data reuse
options for this reference as items belonging to this class, the negative of the power consumption
(−Pij) and the number of blocks of on-chip RAM (Bij) as the proﬁt and the weight of each item,
respectively. Then, it can be observed that our problem is, in fact, equivalent to the Multiple-Choice
Knapsack Problem, by comparing the problem (5.1)–(5.4) and the problem (5.5)–(5.8).
MCKP is NP-hard [MT90] and thus our problem is as well, i.e. the problem can not be solved in
polynomial time O(nk), where n is the problem size and k is a constant. Usually, two kinds of
algorithms have been applied to ﬁnd solutions to NP-hard problems. Enumerative algorithms are
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used to ﬁnd the optimal solution by trying every single possible solution, but in the worst case
the running time of the algorithms may grow exponentially with the problem size. Approximation
algorithms are applied to ﬁnd suboptimal solutions in polynomial time. The ﬁrst kind of algorithm is
clearly infeasible for large problems, while the second can not guarantee an optimal solution. There,
however, exist several algorithms to solve Knapsack problems in pseudo-polynomial time through
dynamic programming [MT90, Pis95]. A pseudo-polynomial time algorithm is one whose run time
depends on a polynomial function of the problem size and the magnitudes of numbers involved in the
computations [GJ79]. If the numbers are not exponentially large in the problem size, then this kind
of algorithm works similarly to polynomial time algorithms in practice.
The algorithm incorporated into our work is proposed in [Pis95], which is an exact algorithm, i.e. the
optimal solution to the MCKP is given. It starts by solving the Linear Multiple-Choice Knapsack
Problem, which is obtained by relaxing the constraint xij ∈ {0, 1} in the MCKP to 0 ≤ xij ≤ 1, to
generate an initial solution. In the beginning, two criteria described in Criterion 5.1 and Criterion 5.2
are applied to delete unpromising items for each class. Then the most proﬁtable items, which bring a
relatively large proﬁt increase but a relatively small weight increase, of each class are identiﬁed and
a solution is obtained based on these items from all classes. The running time of this part of the
algorithm is O(n) [Pis95], where n is the number of remaining items of all classes. If the solution is
integer then the solution is the optimal solution to the MCKP; otherwise, a dynamic programming
method is used to solve the MCKP based on the initial solution, which provides an upper bound
for the problem. The idea of the dynamic programming method is to form a core (a set of classes)
initially only consisting of the class with fractional variables obtained in the previous stage and add
new classes to the core one by one. When a class is added to the core, all new choices are enumerated
by calculating the sum of weights and the sum of proﬁts of every item of the classes inside the core
and of the item, which are determined in the ﬁrst stage, of the classes outside the core. Unpromising
choices which have a larger weight sum and a lower proﬁt sum than other choices are deleted and
the remaining choices, which improve the objective, are recorded. Finally, the optimal solution xij is
found by backtracking through all recorded possible promising choices. The time complexity of the
second part of the algorithm is O(mni log2 ni), where m is the number of classes in the core and ni is
the number of items in class i, and the algorithm could ﬁnd the optimal solution with a minimal core,
i.e. m ≤ r [Pis95]. During these two stages, the reduction phases, where two criteria are applied to
delete unpromising items, are essential for eﬀectively obtaining solutions to the problem.
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Criterion 5.1 Two items s (pis, wis) and t (pit, wit) from the same class i with the corresponding
proﬁt and weight, if
pis ≥ pit and wis ≤ wit,
then item s dominates item t and item t can be removed from the class.
Criterion 5.2 Three items r (pir, wir), s (pis, wis) and t (pit, wit) from the same class i with the
corresponding proﬁt and weight, consider pir ≤ pis ≤ pit and wir ≤ wis ≤ wit, if
wis − wir
wit − wir ≥
pis − pir
pit − pir ,
then item s is dominated by items r and t, and can be removed from the class.
We introduce this algorithm to our work to solve the problem formulated in Section 5.3. Therefore, if
Pij and Bij of each option OPij can be evaluated at compile time, then a solution to the data reuse
exploration problem can be obtained. The number of blocks of RAM, Bij, taken by an option is decided
by the size of the data reuse array of the reference, which can be obtained by the approach proposed
in Chapter 4. However, an accurate power estimate for each option at the high level synthesis stage
is diﬃcult. Therefore, we focus on the development of a power model which can distinguish diﬀerent
data reuse design options, in order to determine which design is power-optimal. Any further accuracy
is irrelevant, since the power consumption is only used at the objective function in the optimization
problem.
5.5 Proposed Power Model
There exist several power models in embedded systems. Landman’s energy model has been used in
[CdGS98, DKT+02, SZA+00] for data memory, which is parameterized by the power supply voltage,
the capacitances of memories and the frequencies of read and write operations, as follows:
P =
1
2
× V 2dd × (Cread × freadaccess + Cwrite × fwriteaccess).
In [CdGS98] power models taking into account the word depth, the bit width and the access frequency
of the memory have also been used. These models usually need the parameters, which present the
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power consumption per Hz for a speciﬁc memory conﬁguration, provided by memory manufacturers.
Several power models exist for accessing cache [SUC01], which are based on the estimate of the cache
line hit rate and miss rate, the cache size and cache line size, the word depth and bit width, the switch
rate of the data and address buses, and several parameters for speciﬁc CMOS technologies. These
models described above provide relatively accurate power estimates, but we show in this section that it
is not necessary to model the power in such detail in order to make optimal data reuse decisions at high
level synthesis stages. Some simpliﬁed memory access models have been addressed in [AC06, KRI+04],
which take into account costs of transferring data between oﬀ-chip memory and scratch-pad memory
(SPM) and of access to the SPM. Impacts of the startup C of the memory access and DMA transfer
on the cost are also considered, as shown below:
Costtransfer = (C + lt)×#transfers
Costaccess = m×#accesses
where t is the cost of transferring a single datum between the oﬀ-chip memory and the SPM, l is the
number of data successively transferred, and m is the cost of accessing a single datum to the SPM.
These models are highly simpliﬁed without specifying the metric, such as power, performance or area.
In this section, we will propose a power model with less detailed information, which estimates the
power consumption for each data reuse option. This model has suﬃcient accuracy when comparing
between diﬀerent data reuse designs for the same application, as the other factors considered by
the more detailed models described above remain constant across all reuse design options, allowing
optimization for low power designs to be carried out.
Generally, total system power consumption consists of static and dynamic parts. In the circuit level,
for the CMOS technologies, the static power of circuits is due to the leakage current when the voltage
is supplied, even though the circuits are not performing useful work, while the dynamic power is
mainly caused by charging and discharging of load capacitors of the circuits when they are working.
Consequently, at the system level, the factors that contribute to large static power consumption could
be devices of large size and the high supply voltage, while the factors that lead to large dynamic power
consumption are various, such as the high frequency and the large amount of resources employed.
Therefore, given a hardware platform and the supply voltage, the static power consumption remains
constant during the design exploration of an algorithm, and we focus on the dynamic part. The
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dynamic power consumption Pd for the target FPGA-based platform, as shown in Fig. 3.3 on page 57,
mainly consists of two parts: the power consumed in oﬀ-chip memory Poﬀ and in FPGA on-chip Pon.
If Poﬀ and Pon can be estimated at compile time, then the dynamic power consumption Pd can be
estimated by:
P̂d = P̂oﬀ + P̂on, (5.9)
where P̂ is used to express the estimated value of power P . In the next two subsections, it will be
shown that how P̂oﬀ and P̂on are modeled.
For our experiments, we model the power based on the Celoxica RC300 platform [Cel], which is
equipped with a Xilinx Virtex II FPGA and ZBT SRAMs. However, the proposed approach can be
easily migrated to the platforms with recent FPGA devices once the power models are stable [Xilc].
The model can also work with other external memories, such as DDR2 RAM, as the power consumed
in the oﬀ-chip memory is assumed to increase approximately linearly with the frequency of accesses.
Xpower, the low level power estimate tool [Xilc], is used to benchmark our model. Xpower models are,
in turn, constructed via low-level Spice simulations of the basic FPGA circuit elements. We follow the
methodology as follows to obtain the dynamic power of FPGAs. Each design is synthesized, placed
and routed targeting a Virtex II FPGA device. The HDL model of the design then is generated from
the Xilinx ISE tool and is simulated in Modelsim SE to obtain a value change dump (VCD), which
contains the switching activity of all internal nets of the design. Finally, Xpower takes the placed and
routed netlist and the VCD ﬁle of the design as inputs to report the power values. Following this
procedure, the power accuracy estimated by Xpower is within +/-10% [Xilc] and the power results
given by Xpower vary consistently with the hardware measurements [WFDA06]. Clarke [Cla08] also
discusses the accuracy of Xpower enough to enable the building of high-level power models. We
believe that this “bootstrapping” of higher-level power models upon lower-levels is an appropriate
experimental methodology. Therefore, in the remaining of this chapter, we will verify our model based
on the Xpower power reports.
5.5.1 Dynamic Oﬀ-chip Memory Power Estimate
In the target platform [Cel], external SRAM is considered as the oﬀ-chip memory. The dynamic power
consumed in the external SRAMs is considered to be the oﬀ-chip dynamic power. Here, the power
dissipated in the interconnect between the FPGA and the oﬀ-chip memory is not considered, but for
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a speciﬁc platform it could be incorporated into the model, as it is also proportional to the frequency
of oﬀ-chip memory accesses.
Modern SRAMs possess sleep-mode where the current is much less than the operating current. In
our experiments, we have used SRAM K7M323625M from Samsung as used in the Celoxica RC300
platform, where operating current and sleep current are 310 mA and 110 mA, respectively [htta].
It is assumed that dynamic power consumed on the oﬀ-chip RAM arises only when the SRAM is
being accessed and the transaction between the operating mode and the sleep mode of the SRAM is
costless. Incorporating sleep current into the static power, the dynamic oﬀ-chip memory power can
be estimated as:
P̂oﬀ = Vdd × (Ioperating − Isleep)× foﬀ access (5.10)
foﬀ access =
#oﬀ accesses
#execution cycles
(5.11)
where Ioperating, Isleep are the operating current and the current in the sleep-mode, respectively.
foﬀ access denotes the frequency of accesses to the oﬀ-chip memory, #oﬀ accesses denotes the number
of accesses to the oﬀ-chip memory and #execution cycles is the total cycles taken by an execution of
an algorithm. These parameters can be determined at compile time by analyzing the algorithm under
consideration.
The model (5.10) is simpler than the Landman’s power model in that we do not need to know the
internal construction of the memory, since we are not altering this aspect of the design. However,
it keeps the key factor, the frequency of the memory accesses. This model used in this chapter to
estimate the oﬀ-chip memory power consumption. In the next section, we will propose an FPGA
on-chip dynamic power model.
5.5.2 FPGA On-chip Dynamic Power Estimate
To model the FPGA on-chip dynamic power, it is necessary to ﬁrst understand which components
compose the on-chip dynamic power. Therefore, we have implemented the full search motion estima-
tion (FSME) algorithm [BK97] and its multiple designs with diﬀerent data reuse options as described
in Chapter 3, and mapped them on Xilinx Virtex II FPGA devices. On-chip power consumption
is analyzed using Xpower. In total, 16 designs have been realized, running at 100 MHz, to analyze
composition of the FPGA on-chip dynamic power.
5.5. Proposed Power Model 116
Outputs 
(10%)   
Clocks 
(71%)  
Signals 
(12%)   
Logic 
(6%)  
Inputs 
(< 1%) 
Figure 5.2: The average proportion of each on-chip dynamic power component to the total on-chip
dynamic power of the 16 FSME implementations.
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Figure 5.3: The composition of the on-chip dynamic power of the FSME implementations.
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Table 5.1: The sources of each FPGA on-chip dynamic power component in the target platform.
Power component Sources
Inputs Buﬀers interfacing to clock input and data bus to FPGA
Outputs Buﬀers interfacing to clock output, address bus, data bus,
and W/R signal to oﬀ-chip SRAMs from FPGA
Clocks Clock nets in the design
Logic Logic and operation units of the design implemented
in FPGA reconﬁgurable logic blocks
Signals Internal signal nets connecting logic and operation units
The results show that the FPGA on-chip dynamic power is composed of ﬁve parts, including the
power consumed on input and output paths, clock nets, signal lines and logical resources. In the
target platform, the sources for each power consumption component are listed in Table 5.1. The
average proportion of each of these ﬁve components to the total on-chip dynamic power for the 16
data reuse designs of the FSME algorithm is shown in Fig. 5.2. From this pie chart we can see that
most power is taken by clocks about 70%, whereas inputs consume less than 1% (because of the small
capacitance of the input clock buﬀer) for all designs in average. Moreover, the values of each component
of the on-chip dynamic power are shown in Fig. 5.3 for each design, except for the power consumed
in inputs because the values are 1 mW across all designs. Visually, the values of clocks and outputs
have obvious variations over these designs, while other two components have almost constant power
across the designs, because the data reuse transformation would not change the operation sequence
and control logic of the algorithm under consideration. Further investigation points out that clocks
and outputs are strongly related to memory accesses. This is illustrated in Fig. 5.4, where each dot
corresponds to a design of the FSME algorithm. It is clear shown that in Fig. 5.4 (a) the power taken
by the clock nets is linearly correlated with the number of on-chip RAM blocks required by diﬀerent
designs and in Fig. 5.4 (b) the power consumed by the output paths is linearly correlated with the
number of oﬀ-chip memory accesses. In both cases, the correlation coeﬃcients are more than 0.999
and the corresponding p-values are negligible.
These observations lead us to conclude that the FPGA on-chip dynamic power consumption varying
across diﬀerent data reuse designs is straightforwardly related to the memory system, the number
of required on-chip embedded RAMs #BR and the frequency of accesses to the external SRAMs,
foﬀ access. The on-chip dynamic power Pon can thus be estimated by:
P̂on = k1 × foﬀ access + k2 ×#BR+ k3 (5.12)
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Figure 5.4: Correlation analysis of the results of the FSME algorithm. (a) The linear correlation
between the number of RAM blocks used and the power consumed in the clocks. (b) The linear
correlation between the number of oﬀ-chip memory accesses and the power consumed in the outputs.
where k1, k2, k3 are constants that express the on-chip power taken by accessing to oﬀ-chip memories
per unit time, by an on-chip memory block per unit time and by computation units and control logic.
k3 is algorithm-dependent, but is independent of memory accesses, i.e. it can be considered as a
constant during data reuse exploration of an application, since the data reuse transformation does
not change the computation operations. Therefore, in practice the model we have used to estimate
the on-chip dynamic power is that obtained by deleting k3 from (5.12). The parameter #BR can be
statically determined at compile time by the approach presented in Chapter 4. The constants k1 and
k2 can be estimated experimentally once for each target platform; in this chapter we do so for the
Celoxica RC300 platform [Cel]. Then, we use the constants obtained for the applications implemented
on the same platform.
Model (5.12) is used to estimate, at compile time, the FPGA on-chip dynamic power of a design as
close to the real one Pon as possible. For the target platform, we have found the constants k1 and k2
by solving the following problem:
min : ‖d̂p − dp‖2 (5.13)
subject to
k1, k2, k3 ≥ 0 (5.14)
5.5. Proposed Power Model 119
where the objective is the Euclidean distance between vectors d̂p and dp,
d̂p =
⎛
⎜⎜⎜⎜⎝
foﬀ access1 #BR1 1
foﬀ access2 #BR2 1
...
...
...
⎞
⎟⎟⎟⎟⎠
⎛
⎜⎜⎜⎜⎝
k1
k2
k3
⎞
⎟⎟⎟⎟⎠ ,
foﬀ accessi and #BRi are the oﬀ-chip memory access frequency and the number of required on-chip
RAM blocks of design i, and the ith row of d̂p corresponds to the estimated power P̂on for design i
and the ith row of dp is the real power value of design i obtained from experiments.
On-chip dynamic power results of the 16 designs of the FSME algorithm, obtained by experiments as
shown above, have been used to form dp with 16 elements and also the frequency of oﬀ-chip memory
accesses and the required on-chip RAMs of each design have been computed. Then, by solving the
problem (5.13)-(5.14) the constants have been obtained: k1 = 1.38 mW/MHz and k2 = 0.07 mW/MHz.
Note that the parameters k1 and k2 represent the power per frequency unit allowing the model to be
used at diﬀerent frequencies. As k3 can be seen as a constant across diﬀerent reuse options of a design,
we use the following model for on-chip dynamic power estimate, which is the memory-related power.
P̂on = 1.38× foﬀ access + 0.07×#BR mW. (5.15)
To verify this model, we have applied it to data reuse designs of matrix-matrix multiplication of two
64 × 64 matrices (MAT64) and Sobel edge detection algorithm (Sobel) [hs] to estimate at compile
time their on-chip dynamic power, shown in Fig. 5.5. The number of on-chip embedded RAMs #BR
and the frequency of accesses to the external SRAMs, foﬀ access are statically determined for each
design of these two benchmarks before translating the algorithms to RTL ﬁles. The real dynamic
power values shown in this ﬁgure are obtained using the procedure same as one in which we have
experimented with the FSME algorithm. These two plots indicate that the estimated power and
the real power have a similar trend and the estimated values reﬂect the relative merits positions of
diﬀerent designs, although the estimated values are smaller than the real one due to disregarding
k3. For the MAT64 example, the design consuming the most power is the ﬁrst design and design 5
consumes the least power from the real power values, and the same conclusion can be derived based
on the power values estimated using the model (5.15) as well. Moreover, the proposed power model
may not be able to identify correctly those designs whose diﬀerences in the power consumption are
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Figure 5.5: (a) The on-chip dynamic power of six data reuse designs of matrix-matrix multiplication
and (b) The on-chip dynamic power of eight data reuse designs of Sobel detection.
not large, e.g. designs 3, 4 in the MAT64 example and the designs 2, 3, 4 in the Sobel case. However,
this may not be a serious issue in the case of that choosing any of them is acceptable, because their
power consumption is approximately equal. It is this relative accuracy that is used in the approach to
optimize the data reuse designs. These results, also, show that the power model obtained by means
of the FSME algorithm validates on these two algorithms. In this way, the proposed power model is
considered to be consistent and thus eﬀective on distinguishing data reuse designs of each algorithm.
It is not the absolute accuracy that is of interest to us.
Since the oﬀ-chip dynamic power model Poﬀ and the FPGA on-chip dynamic power model Pon
have been obtained in (5.10) and (5.15) respectively, we can estimate the system dynamic power
consumption Pd for the data reuse options of an algorithm at compile time. As a result, the data
reuse exploration problem (5.1)–(5.4) formulated in Section 5.3 can be solved at the high level synthesis
stage, enabling the automatic generation of the power-optimal designs.
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5.6 Experiments and Discussion
We have applied our approach to solve the data reuse exploration problem for three signal and image
processing kernels: full search motion estimation (FSME), Sobel edge detection (Sobel) and matrix-
matrix multiplication of two 64 × 64 matrices (MAT64). The platform we have used consists of a
Xilinx Virtex II FPGA and 2 banks of SRAM with two memory levels: oﬀ-chip RAM and on-chip
embedded RAM. Following the data reuse approach described in Chapter 3, given a kernel, a data
reuse array stored in FPGA on-chip embedded RAMs with a single port2 is potentially assigned to
each array reference to buﬀer reused data, and the data reuse array could be inserted at any level of
the loop nest. The original design and data reuse designs of each kernel have been implemented in
a C-like hardware description language, Handel-C [Solb]. The luminance component of QCIF image
size (144 × 176 pixels) is used in FSME and Sobel edge detection kernels. Access to oﬀ-chip SRAM
needs two clock cycles where the address of data is set in ﬁrst cycle and read/write will occur in next
cycle. In our implementations these two stages have been pipelined and thus only one cycle is needed
for both on-chip and oﬀ-chip memory accesses. In this way, the execution time of diﬀerent designs for
an algorithm only diﬀer in loading reused data into on-chip embedded RAMs. This diﬀerence is not
large compared to the total execution time for the benchmarks, under 5% in most cases of the three
kernels. Also, targeting a real-time environment, all designs are ﬁxed to run at 100 MHz, although
the maximum frequency that each design could operate on is listed in Fig. 5.6, where we can see
that the maximum frequencies of diﬀerent data reuse designs of each of the kernels have only slight
variations. Therefore, the execution times of diﬀerent implementations are almost the same, meaning
that energy and average power are equivalent optimization criteria. The Handel-C descriptions of the
designs have been synthesized using Celoxica’s DK Design Suite and mapped on devices using Xilinx
ISE software. After place and route, each design is simulated using Modelsim and then total on-chip
power consumption is analyzed using Xpower.
The details of three benchmarks are shown in Table 5.2. The full search motion estimation algorithm
and its possible data reuse options have been discussed in Chapter 3 and thus we brieﬂy recall them
here. The FSME kernel operates on two sequential video frames and outputs motion vectors of
the current frame against the previous frame. It has two array references (current, previous),
corresponding to the current and previous frames respectively, accessed inside six regularly nested
2Current Xilinx FPGAs contain dual-port embedded RAMs, but the data reuse exploration process and the corre-
sponding results are the same for single and dual-port on-chip memories.
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Figure 5.6: The maximum frequency of each design.
loops. We consider three beneﬁcial data reuse options {OPi2, OPi3, OPi4} and the option to not have
an on-chip buﬀer OPi1 for each reference, i.e. data are accessed directly from the oﬀ-chip memories.
A data reuse design of the kernel is a combination of the reuse options of the array references involved
in it. Thus we consider in total 16 diﬀerent data reuse designs for the FSME kernel. For instance,
data reuse design 1 of the FSME in Fig. 5.2 is the combination of OP11 and OP21, and data reuse
design 2 is the combination of OP11 and OP24. The MAT64 has a 3-level loop structure and two
matrices under multiplication have 3 and 2 reuse options, respectively. Therefore, 6 data reuse designs
are considered. The Sobel edge detection algorithm includes four regularly nested loops surrounding
an image array and a mask array and there are in total 8 design options, as one array reference has
4 reuse options and another has 2. The number of on-chip RAM blocks Bij required by a data reuse
option to buﬀer reused data of each array reference are obtained by the approach in Chapter 4 and
are shown in the table. In the last column of Table 5.2, the dynamic power consumption of each data
reuse option is estimated by the power model (5.15) proposed in Section 5.5. The system dynamic
power consumption of a design for each kernel is considered in this chapter as a sum of dynamic power
of chosen data reuse options of all array references of the kernel.
The exact algorithm [Pis95] for solving the Multiple-Choice Knapsack Problem in pseudo-polynomial
time discussed in Section 5.4 is used in the approach. Given the total number of RAM blocks (B)
available in an FPGA device, Bij and P̂ij of all reuse options of each array reference in the target kernel,
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Table 5.2: The details of three kernels.
Kernel Reference Options Bij Pij (mW)
OP11 0 119.7
current OP12 16 113.6
OP13 1 8.6
FSME OP14 1 8.6
OP21 0 119.7
previous OP22 16 113.6
OP23 2 18.8
OP24 1 20.6
OP11 0 263.3
A OP12 2 18.0
MAT64 OP13 1 11.0
OP21 0 263.3
B OP22 2 18.0
OP11 0 191.5
image OP12 16 120.0
Sobel OP13 1 38.9
OP14 1 86.8
OP21 0 191.5
mask OP22 1 7.0
the problem (5.1)–(5.4) is solved by this algorithm and a solution corresponding to the power-eﬃcient
design is output.
In Figs. 5.7 (a), 5.8 (a) and 5.9 (a), for a range of on-chip RAM constraints, the designs proposed by
our approach are shown in downward-pointing triangles with numbers, which are used to distinguish
diﬀerent data reuse designs of a kernel, and connected using bold lines to form power-eﬃcient Pareto
frontiers. In some cases several numbers share the same triangle symbol, because the estimated system
dynamic power consumption of the corresponding data reuse designs is the same. For the FSME case
in Fig. 5.7 (a), if the on-chip memory constraint B is larger than 2 blocks, then the approach proposes
the solution (OP14,OP23)—design 8—as the power-eﬃcient design; if B is given as 2, then the solution
is (OP14,OP24) or (OP13,OP24) corresponding to designs 6 and 7, respectively, and either can be chosen
as the power-eﬃcient design under this memory constraint. Here, there are two possible solutions due
to the estimated power P13 and P14 being equal as shown in Table 5.2 and, in fact, designs 6 and 7
diﬀer by only 4.2% in power once implemented. For MAT64 in Fig. 5.8 (a), if B is larger than 2, then
the proposed power-eﬃcient design is (OP13,OP22), which is design 5; if B is set to 1 or 2, design
2 (OP13,OP21) is proposed. Similarly, for the Sobel edge detection in Fig. 5.9 (a), if B is 16, then
(OP13,OP22) is output and corresponds to design 5. Each of these power-eﬃcient designs is generated
within a second by solving the problem (5.1)–(5.4).
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Figure 5.7: Experimental results of FSME, where each number corresponds to a design. (a) Power-
optimal designs proposed by our approach. (b) Implementation of all possible data reuse designs.
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Figure 5.8: Experimental results of MAT64, where each number corresponds to a design. ((a) Power-
optimal designs proposed by our approach. (b) Implementation of all possible data reuse designs.
To verify the correctness of the proposed approach to determine the power-eﬃcient designs, possible
data reuse designs of three kernels, as listed in Table 5.2, have been implemented on the target platform
after synthesis, placement and routing. The experimental results obtained are plotted in Figs. 5.7 (b),
5.8 (b) and 5.9 (b), where the diﬀerent designs are numbered as well. Each ﬁgure shows two groups of
results, system dynamic power (Pd shown in downward-pointing triangles) and the number of oﬀ-chip
memory accesses (#oﬀ m access shown in asterisks) of diﬀerent reuse designs with the corresponding
on-chip RAM block requirement. The most power-eﬃcient designs for each kernel form the power-
eﬃcient Pareto frontier in the upper part of each ﬁgure. By comparing the power-eﬃcient Pareto
frontier in subﬁgure (a) with one obtained by implementing all possible designs on an FPGA device
in (b) in Figs. 5.7, 5.8 and 5.9, it can be seen that the most power-eﬃcient designs for each kernel can
be obtained by the proposed approach in the context of diﬀerent on-chip memory constraints. This
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Figure 5.9: Experimental results of Sobel, where each number corresponds to a design. (a) Power-
optimal designs proposed by our approach. (b) Implementation of all possible data reuse designs.
also veriﬁes the power model proposed in Section 5.5. Moreover, it can be noticed that the system
dynamic power is not monotonically decreasing with the number of on-chip RAM blocks available for
buﬀering data, but at some point the power starts to increase (e.g. the designs 10–15 in the upper
part of Fig. 5.7 (b)), as the increase in the on-chip power consumption starts to be larger than the
reduction in the oﬀ-chip power consumption. This demonstrates the necessity of doing data reuse
exploration to ﬁnd the most power-eﬃcient designs.
Moreover, the comparison of two groups of results in Figs. 5.7 (b), 5.8 (b) and 5.9 (b) shows that, for
each kernel, the designs with the least power consumption and the designs with the least number of
oﬀ-chip memory accesses under the same memory constraints may not be the same. For the FSME
case, in Fig. 5.7 (b), if the number of RAM blocks available on-chip is between 17 and 32, then the
most power-eﬃcient design is design 8, while the design with the fewest oﬀ-chip memory accesses is
design 14 or 16. If the number of RAM blocks is between 3 and 16, then the most power-eﬃcient
design is still design 8, while the design with the fewest oﬀ-chip memory accesses is design 8 or 9.
This diﬀerence is caused by two reasons. First, more reductions in the oﬀ-chip memory accesses (by
buﬀering data) requires more on-chip memories, leading to more on-chip power consumption. When
the increase in on-chip power is greater than the reduction in oﬀ-chip power, the total system power
increases. In this case the on-chip power overhead involved means that it is not worth buﬀering these
data, and this is correctly captured by our approach. Second, designs with the same number of oﬀ-
chip memory accesses may require diﬀerent amounts of on-chip memories, leading to diﬀerent power
consumption. Thus, the power consumption is correctly captured as the objective of the design space
exploration in the approach.
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As discussed early in this section, the system power and energy are equivalent criteria for low power
designs under the assumption that the execution times of the diﬀerent designs are the same. Energy
consumption results, including both static and dynamic parts, of diﬀerent designs of three kernels have
been also plotted in Figs. 5.10, 5.11 and 5.12 after those designs have been implemented in the target
platform. By comparing Figs. 5.7 (a), 5.8 (a) and 5.9 (a) and Figs. 5.10, 5.11 and 5.12 respectively,
we can see that the designs proposed by our approach are certainly the energy-optimal designs under
a range of on-chip memory constraints.
Furthermore, it is true that exploiting data reuse also raises overheads in the amount of slices, which
are used to implement registers and control logics. However, the variation of the amount of slices
required by the diﬀerent data reuse designs of each benchmark is not large, as shown in Fig. 5.13.
Thus, given plenty of conﬁgurable logic blocks in FPGAs, the number of slices is not a dominating
factor in the area constraint for these benchmarks compared with the number of embedded RAMs
available.
5.7 Summary
An optimization approach for data reuse exploration with the low power objective in FPGA-based
reconﬁgurable systems has been presented in this chapter. A dynamic power model for reconﬁgurable
systems is proposed with the experimental parameters. This model provides the relative power infor-
mation of diﬀerent data reuse options and enables us to distinguish them at compile time, leading to
a fast and eﬃcient design space exploration in practice. Based on this power model and the approach
described in Chapter 4, the data reuse exploration problem under the on-chip memory constraint
has been formulated as the Multiple-Choice Knapsack Problem and thus can be automatically and
eﬃciently solved by taking advantage of existing algorithms for MCKP. The approach has been val-
idated by comparing the results obtained by the proposed approach and by actually implementing
experiments on three benchmarks. The results demonstrate that exploiting data reuse can reduce the
system power consumption, but as the number of required on-chip memories increases (on-chip power
consumption increases) the system power could grow up again, while the proposed approach ensures
that the data reuse designs with the lowest power consumption are obtained.
In this chapter, we exploit data reuse to optimize the system power consumption for implementing
algorithms in the target platform, and the data reuse transformation as discussed in Section 5.2 does
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Figure 5.13: The number of slices used by each design.
not change the operation schedule of the algorithms, i.e. all designs are executed sequentially as
the original algorithms, resulting in broadly equivalent execution times. The discussion in Chapter 3
shows that exploiting data reuse not just reduces the oﬀ-chip accesses, but also opens avenues for
improving the parallelism of the algorithms. In Chapter 6, data-level parallelization will be integrated
into the data reuse exploration. The exploration problem combining data reuse and parallelization
will be formulated to optimize the system speed as well as the power consumption.
Chapter 6
Data Reuse Exploration Combined
with Parallelization
6.1 Introduction
This chapter introduces an optimization framework to aid designers in exploration of the data reuse
and loop-level parallelization design space at compile time with the objective of maximizing system
performance [LCMC08] or minimizing system energy consumption, while meeting constraints on on-
chip memory utilization.
The data reuse approach described in Chapter 3 targets multi-level loop nests. Loop nests are the
main source of potential parallelism, and loop-level parallelization has been widely used for improving
performance [Ban94]. However, the data reuse transformation employed in the previous chapters
that involves inserting codes for loading data reuse arrays at some loop levels and replacing oﬀ-chip
array access with on-chip data reuse array access in the corresponding inner loops does not change
the execution order of the original loop iterations. Therefore, in this chapter we aim to incorporate
loop-level parallelization into the data reuse exploration, where buﬀering data in on-chip RAMs opens
avenues for parallelism. There are a number of embedded RAM blocks on modern FPGAs, often
with two independent read/write ports. We buﬀer potentially reused data on-chip and duplicate the
data into diﬀerent scratch-pad memory banks to increase loop-level parallelism. The target hardware
structure is shown in Fig. 6.1. Each processing unit (PU) executes a set of loop iterations and all PUs
run in parallel. Because diﬀerent sets of loop iterations may access the same data (data reuse), every
129
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Figure 6.1: Target platform for exploiting data reuse and loop parallelization. PU stands for processor
unit.
dual-port RAM bank holds a copy of buﬀered data, and is accessed by two PUs through its two ports.
The dependence between data reuse and loop-level parallelization is discussed in Section 6.2 by means
of an example. We note that if these two tasks are performed separately, then performance-optimal
designs may not be obtained. If parallelization decisions are made ﬁrst without regard for memory
bandwidth, then a memory subsystem needs to be designed around those parallelization decisions,
typically resulting in infeasibly large on-chip memory requirements to hold all the operands, many of
which are probably not reused, and large run-time penalties for loading data from oﬀ-chip into on-chip
memories. A more sensible approach may be to ﬁrst make data reuse design decisions to maximally
improve data locality and secondly improve the parallelism of the resulting code [CdGS98]. However,
once the decision is made to ﬁx the memory subsystem design, sometimes only limited parallelism can
be extracted from the remaining code.
Thus, Section 6.3 formulates these two problems as a single optimization step and points out that there
could be a large number of options open on data reuse and loop-level parallelization. In the context
of this chapter, the data-reuse decision is to decide at which levels of a loop nest to insert new on-chip
arrays to buﬀer reused data for each array reference, in line with the data reuse approach in Chapter
3. The parallelization decision is to decide an appropriate strip-mining for each loop level in the loop
nest and the corresponding duplications of buﬀered data. Starting from a relatively simple case, where
all array references are accessed in the inner-most loop, Section 6.4 formulates, in a na¨ıve way, the
optimization step with respect to an on-chip RAM utilization constraint as an Integer Non-Linear
Programming (INLP) problem, and the inter-dependence between the two problems is incorporated
into the formulation. In Section 6.5, we show that an integer geometric programming framework can
address the same problem, revealing the convex characteristic of the relaxation of the original INLP
6.2. Motivational Example 131
problem. As a result, the globally optimal options on the data reuse and the loop parallelization can
be automatically determined using an eﬃcient algorithm. Section 6.6 formulates the problem in a
more general case to allow array references to exist in any level of the loop nest, with extensions in the
memory constraint and the data reuse variable constraint formulated in Section 6.5. In Chapter 5, we
have proposed a dynamic power model for the target FPGA-based platform and have exploited data
reuse for low power designs. In Section 6.7, we extend the power model when loop-level parallelization
is incorporated into the data reuse exploration, and reformulate the framework in Section 6.5 with a
low energy objective. The results from applying our proposed framework to several real benchmarks
are presented and discussed in Section 6.8 and Section 6.9 concludes the chapter.
The main original contributions of this chapter are thus:
• recognition of the dependence between data reuse and loop-level parallelization and integration
of both problems within a single optimization step,
• an Integer Non-Linear Programming (INLP) formulation of the exploration of data reuse and
loop-level parallelization for performance optimization under an on-chip memory constraint,
• the transformation of this INLP problem to an integer geometric programming problem, reveal-
ing a computationally tractable lower-bounding procedure, and thus allowing solution through
branch and bound,
• an extension of the INLP problem for energy optimization under the on-chip memory constraint,
and
• the application of the proposed framework to three signal and video processing kernels, demon-
strating that the proposed framework with the high performance (low energy) objective is able to
determine the performance-optimal (energy-optimal) designs for the three kernels, respectively,
and resulting in performance improvements up to 5.7 times compared with the method that ﬁrst
explores data reuse and then performs loop-level parallelization.
6.2 Motivational Example
The general problem under consideration in this chapter is how to design a high performance FPGA-
based processor from imperative code. We consider the code to have been pre-processed by a depen-
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dence analysis tool such as SUIF [WFW+94] and each loop to have been marked as parallelizable or
sequential. The code has been annotated with potential loop-level parallelism using constructs such as
Cray Fortran’s ‘doall’ [Cra87] or Handel-C’s ‘replicated par’ [Solb]. In the target platform, the central
concern is that the oﬀ-chip RAMs only have few access ports. Without loss of generality, this chapter
assumes for simplicity that one port is available for oﬀ-chip memory accesses.
We obtain high performance through buﬀering data on chip in scratch-pad memories to reduce oﬀ-chip
memory access and release the oﬀ-chip communication bottle-neck, and by replicating buﬀered data
in diﬀerent dual-port memory banks to allow multiple loop iterations to execute in parallel.
Example 6.1 To illustrate these two related design issues, a simple example, matrix-matrix multi-
plication (MAT), is shown in Fig. 6.2. The original code in Fig. 6.2 (a) consists of three regularly
nested loops. The three matrices A, B, and C are stored in oﬀ-chip memory. This code exhibits data
reuse in accesses to the arrays A and B; for example, for the same iterations of the loops i and m,
diﬀerent iterations of loop j read the same array element A[i][m]. Also, this code presents potential
parallelism in loop i or j. According to the method [Fea92], a schedule function for this code is
⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
θ(S1, i, j) = 0
θ(S2, i, j,m) = m+ 1.
θ(S3, i, j) = N + 1
Under this scheduling, loops i and j have been parallelized. However, despite the apparent parallelism,
the code can only be executed in parallel in practice if an appropriate memory subsystem is developed,
otherwise the bandwidth to feed the datapath will not be available.
Following the approach described in Chapter 3, a data reuse array, stored in on-chip memory, is
introduced to buﬀer elements of an array which is stored in oﬀ-chip memory and frequently accessed
in a loop nest. Before those elements are used they are ﬁrst loaded into the data reuse array in the
on-chip memory from the original array. Such a data reuse array may be introduced at any level of
the loop nest, giving rise to diﬀerent tradeoﬀs in on-chip memory size versus oﬀ-chip access count (see
Chapter 4). To avoid redundant data copies, only beneﬁcial data reuse options, in which the number
of oﬀ-chip accesses to load the data reuse arrays is smaller than the number of on-chip accesses to
them, are considered.
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Do i = 0, N-1
  Do j = 0, N-1
s = 0;
    Do m = 0, N-1
s = s + A[i ][m] x B[m][j ];
    Enddo;
C[i ][j ] = s;
  Enddo;
Enddo;
          (a) Original code
Load(RLA0s, A); 
Load(RLB0s, B);     
Doall i1 = 0, ki-1
   Doall j1 = 0, kj-1
      Do i2 = N/ki i1 to min(N-1,  N/ki (i1+1)-1)
         Do j2 = N/kj j1 to min(N-1,  N/kj  (j1+1)-1)
si1j1 = 0;
            Do m = 0, N-1
si1j1 = si1j1 + RLA0                [i2][m] x RLB0                [m][j2];
            Enddo;
            Store(si1j1, C); 
         Enddo;
      Enddo;
   Enddoall;
Enddoall;
          (c) Two loops i and j could be parallelized
Load(RLB0s, B);     
Do i = 0, N-1
   Load(RLA1s, A);
   Doall j1 = 0, kj-1
      Do j2 =  N/kj  j1 to min(N-1,  N/kj ( j1+1)-1)
sj1=0;
        Do m = 0, N-1
sj1=sj1 + RLA1      [m] x RLB0  [m][j2];
        Enddo;
        Store(sj1, C); 
      Enddo;
   Enddoall;
Enddo;
          (b) Loop j could be parallelized 
j1/2j1/2
(Kjxi1+j1)/2 (Kjxi1+j1)/2
Figure 6.2: Matrix-matrix multiplication example.
Example 6.2 Consider again the MAT example. With respect to these rules, the array A has two
beneﬁcial data reuse options shown in Fig. 6.2 (b) and (c): loading a row of the array A into the data
reuse array RLA1 in each iteration of loop i between loops i and j, or loading whole array A into
the data reuse array RLA0 outside loop i, respectively. Assuming the matrices are 64× 64 with 8-bit
entries, both options obtain a 64-fold reduction in oﬀ-chip memory accesses, but they diﬀer in on-chip
RAM requirements, needing one and two 18kbits RAM blocks, respectively, on our target platform
with a Xilinx XC2v8000 FPGA. Similarly, the array B owns one beneﬁcial data reuse option, which
is outside loop i, with 64 times reduction in oﬀ-chip memory accesses and a memory requirement of
two RAM blocks.
In prior work, the goal of data-reuse has been to select an appropriate loop-level to insert the arrays,
in order to minimize oﬀ-chip memory accesses [LMC06]. If there are more than two on-chip RAM
blocks available, an optimal choice would be to select the ﬁrst data reuse option for A and the single
data reuse option for B as shown in Fig. 6.2 (b).
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The choice of data-reuse option impacts on the possible parallelism that can be extracted from the
code. Since the data reuse arrays are stored on-chip, we use the dual-port nature of the RAMs
embedded FPGA on-chip and replicate the data in diﬀerent RAM banks in order to increase the
parallel accesses to the data.
Example 6.3 This is also illustrated in Fig. 6.2 (b), where loop j is strip-mined and then partially
parallelized, utilizing kj distinct parallel processing units in the FPGA hardware. As a result, kj/2
copies of a row of matrix A and kj/2 copies of matrix B are held on-chip in arrays RLA1j1/2
and RLB0j1/2 mapped onto dual-port RAM banks. This parameter kj thus allows a tuning of
the tradeoﬀ between on-chip memory and compute resources and execution time. Note that for this
selection of data-reuse options, loop i cannot be parallelized because parallel access to the array A is
not available, given single port is available for oﬀ-chip memory access. Had the alternative option,
shown in Fig. 6.2 (c), been chosen, we would have the option to strip-mine and parallelize loop i as
well.
Therefore, exploiting data reuse to buﬀer reused data on-chip and duplicating the data over multiple
memory banks make loop-level parallelization possible, resulting in performance improvements while
the number of oﬀ-chip memory accesses is reduced. However, if data-reuse decisions are made prior
to exploring loop-level parallelization, then the potential parallelism existing in the original code may
not be completely explored.
Example 6.4 Proceeding with the example code, if we ﬁrst explore data reuse to minimize the oﬀ-
chip memory access with the minimum on-chip memory utilization, then the data reuse option shown
in Fig. 6.2 (b) will be chosen. Consequently, the opportunity of exploring both parallelizable loops i
and j is lost. In other words, the optimal tradeoﬀ between on-chip resources and execution time may
not be carried out.
This observation leads the conclusion that parallelism issues should be considered when making data-
reuse decisions.
The issue is further complicated by the impact of dynamic single assignment form [VJBC07] on
memory utilization.
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Do I1 =0, U1-1
G1(I1);
     Do I2 =0, U2-1
G2(I1, I2);
             Do IN =0, UN-1
GN(I1, I2, …, IN);
             Enddo;
G2'(I1, I2);
     Enddo;
G1'(I1);
Enddo;
(a) Original loop structure
Do I1 =0, U1-1
G1(I1);
     Doall I21 =1, kI2
           Do I22 =ceil(U2/kI2)(I21-1),   
                         min(U2-1, ceil(U2/kI2)I21-1)
G2(I1, I21, I22);
                  Do IN =0, UN-1
GN(I1, I2, …, IN);
                  Enddo;
G2'(I1, I2);
           Enddo;
     Enddoall;
G1'(I1);
Endo;
(b) Loop structure with strip-mined loop I2.
...
...
...
...
Figure 6.3: Target loop structure.
Example 6.5 Notice that the temporary variable s in Fig. 6.2 (a) storing intermediate computation
results has been modiﬁed in Fig. 6.2 (b) and (c) so that each parallel processor writes to a distinct
on-chip memory, avoiding contention. Final results are then output to oﬀ-chip memories sequentially.
For the MAT example, in Fig. 6.2 (b), for 64 × 64 matrices, the on-chip memory requirement after
loop-level parallelization is 4 × kj/2 RAM blocks, on the target platform with a Xilinx XC2v8000
FPGA. Similarly, the on-chip memory requirement in Fig. 6.2 (c) is 5× kikj/2 RAM blocks.
Therefore, greater parallelism requires more on-chip memory resources, because (i) reused data need
to be replicated into diﬀerent on-chip memory banks to provide the parallel accesses required; and
(ii) temporary variables need to be expanded to ensure that diﬀerent statements write to diﬀerent
memory cells.
In the following section, we will generalize the discussion above, before proposing a methodology to
make such decisions automatically.
6.3 Problem Statement
We target a N -level regularly nested loops (I1, I2, . . . , IN ) with R references to oﬀ-chip arrays, where
I1 corresponds to the outer-most loop, IN corresponds to the inner-most loop, Gj(I1, I2, . . . , Ij) and
G′j(I1, I2, . . . , Ij) are groups of sequential assignment statements inside loop Ij but outside loop Ij+1,
as shown in Fig 6.3 (a). Without loss of generality, in line with Handel-C, we assume that each
assignment takes one clock cycle. When a data reuse array is introduced at loop j for a reference
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which is accessed within loop j, a code for loading buﬀered data from oﬀ-chip memory into the on-chip
array is inserted between loops j − 1 and j within group Gj−1 and executes sequentially with other
statements. Inside the code, the oﬀ-chip memory accesses are pipelined and a datum is loaded into the
data reuse array in one cycle after few initiation cycles. The data reuse array is then accessed within
loop j in stead of the original reference. When a loop is strip-mined for parallelism, the loop that
originally executes sequentially is divided into two loops, a Doall loop that executes in parallel and a
new Do loop running sequentially, with the latter inside the former. The iterations of other untouched
loops still run sequentially. For example, Fig. 6.3 (b) shows the transformed loop structure when loop
I2 is strip-mined. In this situation, the inner loops (I22, I3, . . . , IN ) form a sequential segment, and
for a ﬁxed iteration of loop I1 and all iterations of loop I21 the corresponding kI2 segments execute in
parallel without inter-communication between them.
Given a loop nest with N nested loops and each loop l with kl parallel partitions, the on-chip memory
requirement for data reuse and loop-level parallelization is
(
N∏
l=1
kl)/2(Breuse +Btemp),
where Breuse is the number of on-chip RAM blocks required by buﬀering a single copy of the reused
data, Btemp is the number of on-chip RAM blocks required by temporary variables, and the divisor 2
is due to dual-port on-chip RAM. The ﬁrst term is the number of blocks required by the duplication
of reused data, and the second term is caused by the expansion of the temporary variables which
intermediately store computation results. As the number of partitions increases, the on-chip memory
resources required increase quickly. Therefore, we can either choose data reuse options with less on-
chip memory requirement or adjust the number of partitions {kl} to ﬁt the design into the target
platform with the on-chip memory constraint.
Complete enumeration of the design space of data reuse and loop-level parallelization is expensive
for applications with multiple loops and array references. Given N -level regularly nested loops sur-
rounding R array references, each array reference could have N +1 data reuse options and thus there
are (N + 1)R data reuse options in total. Moreover, there could be
∏N
l=1 Ll loop-level parallelization
options under each data reuse option, where Ll is the number of iterations of the loop l. As a result,
the design space maximally consists of (N +1)R
∏N
l=1 Ll design options, which increases exponentially
with the number of array references (ﬁrst term) and the number of loop levels (second term). For a
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moderate number of large loops and arrays, it is almost impossible for designers to manually exper-
iment over all options to choose the optimal one, and even enumerating on computers would take a
long time. Therefore, we want to formulate this problem in a manner that allows for an automatic
and quick determination of an optimal design at compile time.
6.4 Problem Formulation
As described above, choosing the best promising combination of data reuse options and loop-level
parallelization with the objective to maximize the system performance under the on-chip memory
constraint is a complicated problem. To automatically solve this problem, we formulate it as an
Integer Non-Linear Programming (INLP) problem and will show in the next section that the INLP
problem can be transformed to an integer geometric program, which has a convex relaxation [BV04],
allowing eﬃcient solution techniques, followed by that the global optimal solution to the problem is
given.
For ease of understanding, we ﬁrst formulate the problem in a case, where a set of R references
A1, A2, . . . , AR to arrays are frequently accessed inside the inner-most loop of an N -level loop nest.
Then in Section 6.6 the formulation will be further extended. Reference Ai owns a total of Ei (0 ≤ Ei ≤
N) beneﬁcial data reuse options OPi1, OPi2, . . . , OPiEi and option OPij occupies Bij blocks of on-chip
RAM and needs Cij cycles for loading reused data from oﬀ-chip memories that thus corresponds to
the number of oﬀ-chip memory accesses involved in the data reuse option. Ei equal to zero means that
there is no reason to buﬀer data on-chip. Loop l (1 ≤ l ≤ N) can be partitioned into kl (1 ≤ kl ≤ Ll)
pieces. The kl variables corresponding to those loops not parallelizable in the original program are
set to one. All notations used in this chapter are listed in Table 6.1. Based on these notations, the
problem of exploration of data reuse and loop-level parallelization is deﬁned in equation (6.1)–(6.6),
which will be described in detail below.
min :
S∑
s=1
Ws∏
l=1
Ll
kl
+
R∑
i=1
Ei∑
j=1
ρijCij (6.1)
subject to
1
2
N∏
l=1
klBtemp + 12
N∏
l=1
kl
R∑
i=1
Ei∑
j=1
ρijBij ≤ B (6.2)
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Table 6.1: A list of notations used for variables (v) and parameters (p) in this paper.
Notation Description
ρij binary data reuse variables
kl # partitions of loop l v
vl # iterations in one partition of loop l
d # duplications of reused data
S # statements in a program
Ws loop level of statement s in a loop nest
N # loops
R # array references
Ql the set of indices of array references within loop l
Ei # data reuse options of array reference i
Ll # iterations of loop l p
Btemp # on-chip RAM blocks for storing temporary variables
B # on-chip RAM blocks available
Bij # on-chip RAM blocks for the data reuse array
of option j of reference i
Cij # loading cycles of the data reuse array
of option j of reference i
Ei∑
j=1
ρij = 1, 1 ≤ i ≤ R (6.3)
ρij ∈ {0, 1}, 1 ≤ j ≤ Ei, 1 ≤ i ≤ R (6.4)
kl ≥ 1, 1 ≤ l ≤ N, kl ∈ Z (6.5)
kl − (Ll − 1)
∑l
j=1 ρij ≤ 1
1 ≤ l ≤ N, 1 ≤ j ≤ Ei, i ∈ Ql (6.6)
In this formulation, all capitals are known parameters at compile time, and all variables are integers.
The objective function (6.1) and the constraint function (6.2) are not linear due to the ceil functions
and the products, resulting in an INLP (Integer Non-Linear Programming) problem. Non-Linear
Programming problem is an optimization problem where the objective or the constraint functions are
not linear. The INLP minimizes the number of execution cycles of a program in the expression (6.1),
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which is composed of two parts: the number of cycles taken by the parallel execution of the original
program and the additional time required to load data into on-chip buﬀers, given each statement takes
one clock cycle. In the ﬁrst part, Ws = 1 means that statement s is located between the ﬁrst loop
and the second loop and Ws = N means it is located inside the innermost loop. The ceil function
here guarantees that all iterations of the loop l are executed after parallelization. In the second part,
the integral data reuse variables ρij can only take value zero or one, which is guaranteed by (6.4). ρij
taking value one means the data reuse option OPij is selected for the reference Ai. Inequality (6.3)
ensures that exactly one data reuse option is chosen for each reference.
Inequality (6.2) deﬁnes the most important constraint on the on-chip memory resources. B on the
right hand side of the inequality is the number of available blocks of on-chip RAM. On the left hand
side, the ﬁrst addend is the on-chip memory required by expanding temporary variables. In the second
addend, the ceil function indicates the number of times the on-chip buﬀers are duplicated, and the
component multiplying it expresses the number of on-chip RAM blocks taken by each copy of reused
data of all array references. Note that each dual-port on-chip memory bank is shared by two PUs, as
shown in Fig. 6.1. Hence, half as many data duplications as the total number of parallelized segments
accommodate all PUs with data. This constraint also implicitly deﬁnes the on-chip memory port
constraint, because the number of memory ports required is the double of the number of on-chip
RAM blocks required.
Inequalities (6.5) and (6.6) give the constraints on the number of partitions of each loop, kl. Inequalities
(6.6), where Ql ⊆ {1, 2, . . . , R} is a subset of array reference indices such that if i ∈ Ql then array
reference Ai is inside loop l, show the link between data reuse variables ρij and loop partition variables
kl. The essence of this constraint is Claim 6.1.
Claim 6.1 A parallelizable loop can only be parallelized if the array references contained within its
loop body have been buﬀered in data reuse arrays prior to the loop execution.
Proof Given the assumption that single port is available to access oﬀ-chip memory, it is infeasible to
access an array stored in the oﬀ-chip memory in parallel, while the multiple blocks of on-chip dual-
port RAM increase the bandwidth and make the parallelization possible, as discussed in Section 6.2,
resulting in this conclusion.
Example 6.6 For the example in Fig. 6.2 (b), loop j can be strip-mined and be executed in parallel,
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f(x)f(x)
(x1,f(x1))
(x2,f(x2))
(x3,f(x3))
(x1,f(x1))
(x2,f(x2))
(a) A general nonlinear function (b) A convex function
(x*,f(x*))
xp xq
Figure 6.4: Graphs of a general nonlinear function (a) and a convex function (b).
while loop i cannot.
It is this observation that is exploited within this framework to remove redundant design options
combing data reuse and loop-level parallelization. This also leads to that all array references have to
be buﬀered on-chip, otherwise loop-level parallelization can not be carried out, in the case where all
references locate inside the inner-most loop.
The design exploration of data reuse options and loop-level parallelization is thus formulated as an
INLP problem, by means of at most RN data reuse variables {ρij} and N loop partition variables
{kl}. In this manner, N(R + 1) variables are used to explore the design space with (N + 1)R
∏N
l=1 Ll
options. If there is not a solution to the problem, then the algorithm under consideration can only be
implemented without exploiting data reuse and loop parallelization.
The enumeration of the design space can be avoided if there is an eﬃcient way to solve this INLP
problem. In the next section, it will be shown that how this formulation can be transformed into a
geometric programming form and how it is solved.
6.5 Geometric Programming Transformation
The problem of exploring data reuse and loop-level parallelization to achieve designs with optimal
performance under an on-chip memory constraint has been formulated in a na¨ıve way as an INLP
problem. However, there are no eﬀective methods to solve a general NLP problem because they may
have several locally optimal solutions [BV04]. Fig. 6.4 (a) shows a general non-linear function, which
has three minimum points in the corresponding ranges of x respectively. One of methods to ﬁnd the
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minimum value of the function is to accept a locally minimum value instead of the global minimum.
This method is fast, but the result is uncertain, and depends on the initial value input to the method.
Example 6.7 For example, using gradient algorithm [Aok71] to ﬁnd the minimum of the function
in Fig. 6.4 (a), if the initial value (x0, f(x0)) with x0 < xp, then the solution will be (x1, f(x1)); if
xp < x
0 < xq, then solution will be (x2, f(x2)).
Another method is to ﬁnd the globally minimum point (x3, f(x3)), but the complexity of this method
in worst-case grows exponentially with the number of variables x and the number of locally minimum
points [BV04].
Therefore, a number of studies [QG92, BBC+05] have focused on eﬃcient methods for solving convex
NLP and MINLP (Mixed-Integer NLP) problems with convex relaxation. The characteristic of a
convex function f(x) is
f(αx1 + βx2) ≤ αf(x1) + βf(x2) (6.7)
for all x1,x2 ∈ RN , α, β ∈ R, α + β = 1 and α, β ≥ 0. A single variable convex function is shown in
Fig. 6.4 (b). Inequality (6.7) is represented in the ﬁgure by that the chord between any two points x1
and x2 on the graph is above the graph segment between x1 and x2. This characteristic ensures that
any local minimum is also a global minimum of the function. There exist eﬃcient solution algorithms
with guaranteed convergence to a global optimum of convex problems [BV04].
6.5.1 Geometric Program
Recently, the geometric program has achieved much attention [BV04]. The geometric program is the
following optimization problem:
min : f0(x)
subject to fi(x) ≤ 1, i = 1, . . . ,m
hi(x) = 1, i = 1, . . . , p
where the objective function and inequality constraint functions are all in posynomial form, while the
equality constraint functions are monomial. A monomial hi(x) is a function
hi(x) = cxa11 x
a2
2 . . . x
an
n
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with x ∈ Rn, x  0, c > 0 and ai ∈ R, and a posynomial fi(x) is a sum of monomials
fi(x) =
∑
j
cjx
a1j
1 x
a2j
2 . . . x
anj
n .
By replacing variables xi = eyi and taking the logarithm of the objective function and constraint
functions, the geometric program can be transformed to a convex form [BV04]. Several methods for
solving convex optimization problems are described in [BV04].
6.5.2 Geometric Programming Transformation of the Problem
The INLP given in Section 6.4 can be transformed into an integer geometric program. We ﬁrst
remove the ceil functions from the original problem by introducing two constraints (6.14) and (6.15)
with auxiliary integer variables vl and d as shown below, and variables vl and d take the least integers
satisfying the constraints. After that, we substitute variables ρ′ij = ρij + 1 for the variables ρij and
perform expression transformations by means of logarithm and exponential to reveal the geometric
programming characteristic of the original problem. Finally, the problem formulated in Section 6.4 is
transformed to the following:
min :
S∑
s=1
Ws∏
l=1
vl +
R∑
i=1
Ei∑
j=1
(ρ′ij − 1)Cij (6.8)
subject to
dBtemp + d
R∑
i=1
Ei∏
j=1
ρ
′ log2Bij
ij ≤ B (6.9)
E−1i
Ei∑
j=1
(ρ′ij) = 1, 1 ≤ i ≤ R (6.10)
ρ′ij ∈ {1, 2}, 1 ≤ j ≤ Ei, 1 ≤ i ≤ R (6.11)
k−1l ≤ 1, 1 ≤ l ≤ N, kl ∈ Z (6.12)
kl
∏l
j=1 ρ
′ −log2 Ll
ij ≤ 1
1 ≤ l ≤ N, 1 ≤ j ≤ Ei, i ∈ Ql (6.13)
Llk
−1
l v
−1
l ≤ 1, 1 ≤ l ≤ N, vl ∈ Z (6.14)
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1
2
d−1
N∏
l=1
kl ≤ 1, d ∈ Z (6.15)
Now, we can see that the relaxation of this problem, obtained by allowing kl, vl and d to be real values,
and replacing (6.11) by 1 ≤ ρij ≤ 2, is exactly a geometric program. Note that the transformation
between the original formulation in Section 6.4 and the convex geometric programming form just
involves variable substitution and expression reorganization by means of logarithm and exponent,
rather than any approximation of the problem. As a result, the two problems are the equivalent.
Thus, the existing methods for solving convex MINLP problems can be applied to obtain the optimal
solution to the problem.
6.5.3 An Algorithm Solving the Problem
A branch and bound algorithm used in [Lof04] is applied to the framework to solve problem (6.8)–
(6.15), using the geometric programming relaxation as a lower bounding procedure. The intuitive
idea of this algorithm is described as follows. It ﬁrst solves the relaxation of the INLP problem,
and if there exists an integral solution to this relaxed problem then the algorithm stops and the
integral solution is the optimal solution. Otherwise, solving the relaxed problem provides a lower
bound on the optimal solution. The feasible solution region of the relaxed problem is partitioned
into two successive subregions (branch) according to a fractional variable in the feasible solution. At
each branch a NLP subproblem is formed by the original objective and constraint functions and new
constraints corresponding to the subregion and thus is convex because of the convexity of the original
problem. The NLP subproblems with some ﬁxed integer variables and other relaxed variables are
solved at branches. If the solution to a subproblem is integral then it provides an upper bound to
the optimal solution; otherwise, if the solution provides a tighter lower bound to the optimal solution
then update the lower bound. This procedure is recursively applied to all subproblems and forms a
tree search over the integer variables of the original problem. Only branches at which the evaluation
of the objective function is smaller than the upper bound are searched. Finally, when all nodes of the
tree are fathomed or the gap between the lower bound and the upper bound is acceptable, the search
stops and the upper bound is the optimal solution.
We apply the proposed framework to several benchmarks in the result section and use this algorithm
to obtain the optimal solutions.
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6.6 Problem Formulation Extension
In Section 6.4, the data reuse and loop-level parallelization problem targets the loop structure shown
in Fig. 6.3 with R array references accessed in the inner-most loop. In this section, we extend the
problem further to allow R array references existing in any level of the loop nest. Based on the same
notations as in Section 6.4, the extended problem is formulated as follows:
min :
S∑
s=1
Ws∏
l=1
Ll
kl
+
R∑
i=1
Ei∑
j=1
ρijCij (6.16)
subject to
T∑
t=1
1
2
∏
l∈Vt
klBt +
R∑
i=1
1
2
∏
l∈Ui
kl
Ei∑
j=1
ρijBij ≤ B (6.17)
Ei∑
j=1
ρij ≤ 1, 1 ≤ i ≤ R (6.18)
ρij ∈ {0, 1}, 1 ≤ j ≤ Ei, 1 ≤ i ≤ R (6.19)
kl ≥ 1, 1 ≤ l ≤ N, kl ∈ Z (6.20)
kl − (Ll − 1)
∑l
j=1 ρij ≤ 1
1 ≤ l ≤ N, 1 ≤ j ≤ Ei, i ∈ Ql (6.21)
where T is the number of expanded temporary variables, Bt is the number of on-chip RAM blocks
required by temporary variable t, and Vt and Ui are sets of indices of loops inside whose body temporary
variable t and array reference Ai locate respectively. Comparing with the formulation in Section 6.4,
we can see that the extensions are only applied to the on-chip memory constraint and the data
reuse variable constraint that allows some array references to not be buﬀered on-chip. Therefore, the
geometric programming transformation can be still applied to this formulation in the same way as in
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Section 6.5.
6.7 Incorporating Power to the GP Formulation
In the previous sections, we have formulated the problem of exploring data reuse and loop paralleliza-
tion for improving the speed of designs. In this section, we will target minimizing the system energy
which is a product of the system execution time and power. The objective function in this section is
min : C × P (6.22)
where C is the total number of execution cycles, which is the objective function of the problem in the
previous sections, and P is the system power consumption, including both static and dynamic power,
of the designs. Here, we use the number of execution cycles instead of execution time, because the
former dominates the latter that is a product of the number of execution cycles and the clock period,
i.e. the clock period does not signiﬁcantly change in most cases during the exploration of data reuse
and loop parallelization. Also, we are not interested in the precise estimate of the system energy, but
in the relative merit, in order to distinguish diﬀerent designs for an application.
6.7.1 Power Model P
In Chapter 5, a model has been proposed for estimating the dynamic power of diﬀerent data reuse
options in an FPGA-based platform. The model is described in terms of two parameters: the frequency
of oﬀ-chip memory accesses and the number of on-chip RAM blocks required in each option. Diﬀering
from the work in Chapter 5, this chapter incorporates loop-level parallelization into the data reuse
exploration. Therefore, we will extend the FPGA on-chip dynamic power model (5.12) to consider
the impact of parallelism on the system power. Speciﬁcally, the power model (5.12) is developed with
a new parameter #par, the number of parallel partitions, as follows:
P̂on = k1 × foﬀ access + k2 ×#BR+ k3 ×#par + k4 (6.23)
where k1 and k2 hold the same meaning as in (5.12), k3 represents the power taken by each of parallel
processing units and k4 is the power consumed in other sequential parts of the designs. k3 and k4 are
algorithm-dependent.
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We use the same model P̂oﬀ for the oﬀ-chip dynamic power as (5.10) in Chapter 5, and thus the total
system power consumption P can be estimated as:
P̂ = P̂oﬀ + P̂on + Ps (6.24)
where Ps is the static power consisting of oﬀ-chip and on-chip, which can be determined once an
FPGA-based platform is targeted.
The method same as in Section 5.5.2 is applied to obtain coeﬃcients k1, k2, k3, and k4 is assumed
as a constant during the design exploration of an algorithm. We have implemented several designs
with diﬀerent data reuse and loop parallelization options of three benchmarks: full search motion
estimation (FSME), matrix-matrix multiplication of two 64 × 64 matrices (MAT64) and the Sobel
edge detection algorithm (Sobel). The on-chip dynamic power results from realizing these designs on
a Xilinx Virtex II FPGA XC2v8000, running at 50 MHz, have been ﬁt into the problem (5.13)-(5.14).
The generated coeﬃcients are: k1 = 6.02 mW/MHz, k2 = 0.15 mW/MHz and k3FSME = 12.29 mW,
k3MAT64 = 1.11 mW, k3Sobel = 4.04 mW. Note that k3 is generated for each of the three benchmarks
as it is algorithm-dependent. As a result, the new on-chip dynamic power model is completed:
P̂on = 6.02 × foﬀ access + 0.15 ×#BR+ k3 ×#par. (6.25)
We use this model to estimate the on-chip dynamic power for the three benchmarks with corresponding
k3. We have implemented other feasible designs of the benchmarks, apart from those designs which
have been used to obtain the coeﬃcients of the power model, on the same platform. The real on-chip
dynamic power of all designs have been generated by Xpower with Modelsim simulation results. The
power results are shown in Figs. 6.5, 6.6 and 6.7, respectively. From these ﬁgures, we can see that the
estimated values express the relative power information of diﬀerent designs, as discussed in Section
5.5.2. These relative merits help us to identify diﬀerent designs instead of the real power values.
Finally, integrating (5.10) and (6.25) into (6.24) ﬁnishes modeling of the system power consumption
P .
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Figure 6.5: Comparison of on-chip dynamic power values obtained by the proposed power model and
real implementation of the data reuse designs of FSME.
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Figure 6.6: Comparison of on-chip dynamic power values obtained by the proposed power model and
real implementation of the data reuse designs of MAT64.
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Figure 6.7: Comparison of on-chip dynamic power values obtained by the proposed power model and
real implementation of the data reuse designs of Sobel.
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6.7.2 The Problem Formulation with the Low Energy Objective
Once the system power consumption is modeled, we can enlarge the objective function (6.22) now.
Based on the notations used in Section 6.5, we have
#par =
N∏
l=1
kl.
#BR = dBtemp + d
R∑
i=1
Ei∏
j=1
ρ
′ log2Bij
ij
#oﬀ accesses =
R∑
i=1
Ei∏
j=1
ρ
′ log2 Cij
ij .
By integrating these parameters into the power model we extend the objective function together with
C (6.8) as follows:
min :
[ S∑
s=1
Ws∏
l=1
vl +
R∑
i=1
Ei∏
j=1
ρ
′ log2 Cij
ij
]
×
× (0.15dBtemp + 0.15d
R∑
i=1
Ei∏
j=1
ρ
′ log2Bij
ij + k
∗
3
N∏
l=1
kl + Ps) +
+
[
3.01 + Vdd(Ioperating − Isleep)
] R∑
i=1
Ei∏
j=1
ρ
′ log2 Cij
ij (6.26)
where k∗3 is the constant expressing the power consumption of each parallel processing unit, and take
diﬀerent values for diﬀerent applications, as discussed in the previous section. As the addition and
multiplication of posynomials are still posynomial, this objective function together with constraints
(6.9)-(6.15) forms an IGP problem as well, but for low energy design exploration. We have applied
the algorithm described in Section 6.5.3 to solve this problem to ﬁnd the energy-optimal designs.
6.8 Experiments and Discussion
For demonstration of the ability of the proposed framework to determine the optimal designs within the
data reuse and loop-level parallelization design space under the FPGA on-chip memory constraint, we
have applied the framework to three signal and image processing kernels: full search motion estimation
(FSME) [BK97], matrix-matrix multiplication of two 64 × 64 matrices (MAT64) and the Sobel edge
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Table 6.2: The details of three kernels.
Kernel kl Reference Option Bij Cij
1 ≤ k1 ≤ 36 OP11 13 25344
1 ≤ k2 ≤ 44 current OP12 1 25344
FSME k3 = 1 OP13 1 25344
k4 = 1 OP21 13 25344
k5 = 1 previous OP22 2 76032
k6 = 1 OP23 1 228096
1 ≤ k1 ≤ 64 A OP11 2 4096
MAT64 1 ≤ k2 ≤ 64 OP12 1 4096
k3 = 1 B OP21 2 4096
1 ≤ k1 ≤ 144 OP11 13 25344
Sobel 1 ≤ k2 ≤ 176 image OP12 1 76032
k3 = 1 OP13 1 228096
k4 = 1 mask OP21 1 18
detection algorithm (Sobel) [hs]. The experimental results are divided into two parts, performance
oriented and energy oriented, obtained by applying the framework formulated in Section 6.5.2 and the
framework in Section 6.7.2 to these benchmarks, respectively.
In our experiments, the target platform is shown in Fig. 6.1. Reused elements of each array reference
in the kernels are buﬀered in on-chip RAMs and are duplicated in diﬀerent banks to provide a number
of parallel memory accesses. For a temporary variable, if it is an array, then the array is expanded
in on-chip RAM blocks; if it is a scalar, then the variable is expanded in registers. The luminance
component of QCIF image (144 × 176 pixels) is the typical frame size used in FSME and Sobel.
The details of these benchmarks are shown in Table 6.2. FSME has six regularly nested loops and
two array references, corresponding to the current and previous video frames. We consider three
beneﬁcial data reuse options for each of two array references, and in total there are 9 diﬀerent data
reuse designs, as shown in Table 6.2. Matrix-matrix multiplication is involved in many computations
and usually locates in the critical paths of the corresponding hardware circuits. It has two array
references multiplied in a 3-level loop nest, and there are 2 diﬀerent data reuse designs. The Sobel
edge detection algorithm includes imperfectly nested loops, where two 2-level loop nests are inside the
other 2-level loop nest, an image array with three beneﬁcial data reuse options and a 3× 3 mask array
having one beneﬁcial data reuse option. Similarly, there are 3 data reuse designs for the Sobel kernel.
Moreover, the outermost two loops of these three kernels are parallelizable, and all parallelization
options kl are also presented in Table 6.2. The number of on-chip RAM blocks Bij and initial loading
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Figure 6.8: Performance results of MAT64. (a) Performance-optimal design Pareto frontier proposed
by the framework with the performance objective. (b) Implementation of designs proposed by the
framework with the performance objective and the FRSP approach on an FPGA.
time of the data reuse arrays Cij, listed in Table 6.2, required by a data reuse option of each array
reference in three kernels are determined at compile time by our previous work described in Chapter 4.
Other input parameters, the capitals in the problems formulated in Section 6.5.2 and Section 6.7.2,
can be determined at compile time as well by analyzing the loop structure. Given all parameters, the
problems can be solved by YALMIP [Lof04], a MATLAB toolbox for solving optimization problems,
which uses the branch and bound algorithm brieﬂy described in Section 6.5.3 to solve convex INLP
problems. All designs given by YALMIP have been implemented in Handel-C [Solb] and mapped
onto a platform with a Xilinx XC2v8000 FPGA, which has 168 on-chip RAM blocks, and oﬀ-chip
SRAM K7M323625M as used in the Celoxica RC300 platform to verify the proposed framework. Af-
ter being placed and routed in Xilinx ISE, each design has been simulated using Modelsim and its
FPGA on-chip power is given by Xpower. The oﬀ-chip power is estimated based on the K7M323625M,
whose operating current and sleep current are 310 mA and 110 mA, respectively [htta]. The energy
results of all designs have been obtained at the clock frequency 50 MHz. In this section, we use
(OP1j , OP2j , . . . , OPRj , k1, k2, . . . , kN ) to denote a design with data reuse options {OPij} and paral-
lelization options {kl}.
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Figure 6.9: Performance results of FSME. (a) Performance-optimal design Pareto frontier proposed
by the framework with the performance objective. (b) Implementation of designs proposed by the
framework with the performance objective and the FRSP approach on an FPGA.
6.8.1 Performance Oriented Results
The ﬁrst part of results concerns performance-optimal designs. The framework with the high-performance
objective described in Section 6.5.2 has been applied to the three benchmarks. In Figs. 6.8 (a), 6.9 (a)
and 6.10 (a), for every amount of on-chip RAM blocks between 0 and 168, the designs with the op-
timal performance estimated by the proposed framework are shown and are connected using bold
lines to form the performance-optimal Pareto frontier. For example, in Fig. 6.8 (a), the proposed
design using fewer than 6 on-chip RAM blocks is (OP12, OP21, k1 = 1, k2 = 2, k3 = 1), the leftmost
one; for an on-chip RAM consisting of 80 blocks it is (OP11, OP21, k1 = 6, k2 = 6, k3 = 1); and
if the number of on-chip RAM blocks is fewer than 3, then the proposed design is the sequential
code (k1 = 1, k2 = 1, k3 = 1) without data reuse and loop-level parallelization. It can be seen in
Figs. 6.8 (a), 6.9 (a) and 6.10 (a) that the number of execution cycles decreases as the number of
on-chip RAM blocks increases, because the degree of parallelism increases. To demonstrate the ad-
vantage of the optimization framework, some other possible designs randomly sampled from the space
of feasible solutions in the design space of each benchmark, i.e. other combinations of data reuse
options {OPij} and parallelization options {kl}, are also plotted in these ﬁgures. These designs are all
above the performance-optimal Pareto frontier and have been automatically rejected by the proposed
framework. It is shown that when the on-chip RAM constraint is tight, the optimization framework
does a potentially good job at selecting high speed solutions.
The actual execution times of the designs proposed by the framework, after synthesis, placement and
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Figure 6.10: Performance results of Sobel. (a) Performance-optimal design Pareto frontier proposed
by the framework with the performance objective. (b) Implementation of designs proposed by the
framework with the performance objective and the FRSP approach on an FPGA.
routing eﬀects are accounted for, are plotted in Figs. 6.8 (b), 6.9 (b) and 6.10 (b). In these ﬁgures,
the designs proposed by the framework are shown in dots and the corresponding performance-optimal
design Pareto frontiers are drawn using bold lines. Clearly, there are the similar descending trends of
the frontiers in (a) and (b) over the number of on-chip RAM blocks for three kernels. There exist a
few exceptions in Figs. 6.8 (b) and 6.10 (b), where the performance of some designs, shown in dots
above the Pareto frontier, become worse as the on-chip memory increases. This is because on-chip
RAMs of the Virtex-II FPGA we have used are located in columns across the chip and as the number
of required RAMs increases the delay of accessing data from the RAMs, which are physically far from
the datapath, is increased, degrading the clock frequency. However, for most cases, the proposed
framework estimates the relative merits of diﬀerent designs and indicates the optimal designs for each
kernel in the context of diﬀerent on-chip memory constraints.
In addition, the designs obtained by following the method that ﬁrst explores data reuse and then
loop-level parallelization [CdGS98] (we denote this method as FRSP here) have been implemented as
well. These designs are plotted in Figs. 6.8 (b), 6.9 (b) and 6.10 (b) in circles and form performance
Pareto frontier in dashed lines. By comparing the performance-optimal Pareto frontiers obtained by
our framework and the FRSP method for each kernel, we can see that performance improvements up
to 1.4, 5.7 and 3.5 times, respectively, have been achieved by using the proposed framework for the
three benchmarks. These show the advantage of the proposed framework that explores data reuse
and loop-level parallelization at the same time. For the MAT64 case, the FRSP yields almost the
same performance-optimal designs as those our framework proposes, because the diﬀerent data reuse
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Figure 6.11: The system architectures of the designs of FSME under the on-chip constraint of 27 blocks
of 18 kbits RAM between proposed by the framework and the FRSP method. (a) The design with
15 parallel processing units and 24 RAM blocks in 8 banks. (b) The design with 2 parallel processing
units and 14 RAM blocks in 1 bank.
options of MAT64 have similar eﬀects on the on-chip memory requirement and the execution time, as
can be seen in Table 6.2. In Fig. 6.11 the system architectures of the performance-optimal design of
FSME, when there are 27 RAM blocks available on-chip, proposed by the framework and the FRSP
method are shown respectively. The design in Fig. 6.11 (a) operates at the speed 5.7 times faster than
the design in Fig. 6.11 (b) by trading oﬀ the oﬀ-chip memory access (two times more in former) and
parallelism under the same memory constraint. Another point that is worth noticing in Figs. 6.8 (b),
6.9 (b) and 6.10 (b) is that as the number of RAMs available on-chip increases the performance-
optimal Pareto frontiers obtained by both approaches converge. This is because data reuse and
loop-level parallelization problems become decoupled when there is no on-chip memory constraint. In
other words, the proposed optimization framework is particularly valuable in the presence of tight
on-chip memory constraints.
6.8.2 Energy Oriented Results
The second part of results focuses on low energy designs. The energy-optimal designs of the three
benchmarks proposed by the framework, formulated in Section 6.7.2, under diﬀerent on-chip RAM
constraints are shown in Figs. 6.12 (a), 6.13 (a) and 6.14 (a). It is brought forth in these ﬁgures that
the energy consumption of the proposed designs decreases ﬁrst as the number of RAM blocks available
on-chip increases, and than at some point remains stable, i.e. there are no designs with energy lower,
no matter how big the on-chip memory constraint is. This is because as the on-chip memory resource
increases (i) the more data reused are buﬀered on-chip and the more signiﬁcant reduction in oﬀ-chip
memory accesses is achieved, resulting in oﬀ-chip power consumption decreasing; and (ii) the greater
parallelism can be exploited and the execution time is reduced. As a result, the energy consumption
decreases at ﬁrst. However, the further increase in the size of on-chip buﬀers and parallelism requires
a signiﬁcantly large employment of on-chip memory resources, leading to a quick increase in on-chip
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Figure 6.12: Energy results of MAT64. (a) Energy-optimal design Pareto frontier proposed by the
framework with the energy objective. (b) Implementation of the designs proposed by the framework
with the energy objective and the designs proposed by the framework with the performance objective.
power consumption. Therefore, those designs with the relatively greater parallelism and on-chip buﬀers
become more energy-consuming, even though their speed is optimized. For instance, in the MAT64
case, the energy-optimal design for 168 on-chip RAM blocks is (OP12, OP21, k1 = 1, k2 = 32, k3 = 1),
while the performance-optimal design is (OP11, OP21, k1 = 5, k2 = 16, k3 = 1).
The real energy consumption of the designs of the three benchmarks proposed by our framework with
the low energy objective have been obtained by mapping these design onto the target platform and
plotted in Figs. 6.12 (b), 6.13 (b) and 6.14 (b). By comparing subﬁgures (a) and (b) of Figs. 6.12,
6.13 and 6.14, we can see that our framework with the low energy objective is able to determine the
energy-optimal designs, shown in dots in the ﬁgures, for the three benchmarks under a range of on-chip
memory constraints. There are a few exceptions in the Sobel case. Seven designs proposed by the
framework with the low energy objective are above the energy-optimal Pareto frontier in Fig 6.14 (b).
The cause of this is that the error introduced in the power model is ampliﬁed by multiplying with the
number of cycles, i.e. those designs with approximate energy values may not be correctly identiﬁed by
the framework. Nevertheless, the framework correctly identiﬁes most cases for the three benchmarks.
The real energy consumption of those performance-optimal designs, shown in Figs. 6.8 (a), 6.9 (a) and
6.10 (a), proposed by the framework with the high performance objective have been also obtained and
plotted in Figs. 6.12 (b), 6.13 (b) and 6.14 (b). We can see that most of the energy-optimal designs
and the performance-optimal designs are overlapped, i.e. the performance-optimal designs are just
the energy-optimal designs. Several performance-optimal designs, shown in crosses in Figs. 6.12 (b)
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Figure 6.13: Energy results of FSME. (a) Energy-optimal design Pareto frontier proposed by the
framework with the energy objective. (b) Implementation of the designs proposed by the framework
with the energy objective and the designs proposed by the framework with the performance objective.
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Figure 6.15: Slice utilization of performance-optimal designs of three kernels.
Table 6.3: The average performance of the framework and the FRSP approach.
The framework FRSP
Kernel Time (s) # nodes Gap rootnode (%) Time (s)
FSME 6.0 61 12.2 1.1
MAT64 5.0 96 25.3 0.8
Sobel 10.6 136 13.5 1.4
and 6.14 (b), have suboptimal energy consumption, while several energy-optimal designs shown in
circles in 6.14 (b) have not appeared in Fig. 6.10 (b).
Apart from the performance and energy results discussed above, the utilization of another FPGA
on-chip resource, slices, and the performance of the proposed framework are next characterized in
brief.
The number of slices in FPGA on-chip, which are conﬁgured as control logic and registers, used by the
designs of the kernels also increases, as shown in Fig. 6.15, as the degree of parallelism increases. If slice
logic is scarce, a further constraint could be added to the framework. However, for most reasonable
design tradeoﬀs in Figs. 6.8, 6.9 and 6.10, the slice utilization well below the RAM utilization, as a
proportion of device size. Thus we have not included such a constraint in the present compilation
framework as on-chip memory is always exhausted before slice logic.
The average execution time of the proposed framework and the FRSP method to obtain a performance-
optimized design under diﬀerent on-chip memory constraints for each benchmark are shown in Table
6.3. On average, for three benchmarks, an optimal design under an on-chip memory constraint is
generated by the framework within 11 seconds. This quick exploration is guaranteed by the quality of
the lower bounds provided by the geometric programming relaxation, with average diﬀerences within
25.3% over the optimal solutions at the root node, resulting in an eﬃcient branch-and-bound tree
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Figure 6.16: Comparison of the average performance of the proposed framework and the brute-force
method to obtain an optimal design for matrix-matrix multiplication under on-chip memory con-
straints.
search of fewer than 150 nodes for each benchmark. The FRSP method is faster because the data
reuse variables and loop parallelization variables are determined in two separate stages. However,
the optimal solutions can not be guaranteed. Given small problems, brute-force which enumerates
all candidate solutions is an alternative approach to ﬁnd the optimal solutions to the problems. Nev-
ertheless, this approach is not scalable as the problem size increases. We illustrate this through the
matrix-matrix multiplication in Fig. 6.16. As the order of matrices increases, the time spent on the
full enumeration increases exponentially, and exceeds the time required by the proposed framework.
6.9 Summary
This chapter has presented work addressing the problem of exploiting data reuse and loop-level par-
allelization simultaneously in an FPGA-based platform. An appropriate data memory subsystem,
buﬀering data in diﬀerent on-chip RAM blocks, has been determined to reduce oﬀ-chip memory ac-
cess and increase parallelism of an algorithm. The automatic design space exploration yields the trade
oﬀ between speed, power consumption and on-chip resources.
A geometric programming framework for improving the system performance by combining data reuse
with loop-level parallelization has been presented in this chapter. We originally formulate the problem
with respect to the on-chip memory constraint as an INLP, reveal its convex characteristic by geometric
programming transformation, and apply an existing solver to solve it. A limited number of variables are
used to formulate the problem, fewer than 10 variables for each of the benchmarks used in Section 6.8.
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Thus, in combination with the novel bounding procedure based on a convex geometric program, the
exploration of the design space is eﬃciently automated.
We have further extended the framework to consider the system energy as an objective. A simple
system power model with coeﬃcients obtained experimentally has been developed and integrated into
the framework. The geometric programming characteristic of the framework has been retained and
the problem has been eﬃciently solved.
The framework has been applied to three signal and video processing kernels to obtain performance-
optimal designs and energy-optimal designs, respectively. The performance results demonstrate that
the proposed framework has the ability to determine the performance-optimal design, among all
possible designs under the on-chip memory constraint. Performance improvements up to 5.7 times
have been achieved by the framework compared with the method that explores data reuse and loop-
level parallelization separately. The energy results show that the framework with the low energy
objective can also produce the energy-optimal designs with respect to the on-chip memory resources
and the performance-optimal designs are also energy-optimal in most cases.
Chapter 7
Conclusion
7.1 Summary of Thesis Achievements
This thesis has proposed an optimization framework for the automatic exploration of eﬃcient memory
subsystems for data-dominated applications during hardware compilation for high performance and
low power designs. Data reuse and loop-level parallelization are the optimization variables.
A systematic four step approach for data reuse exploration has been described, targeting aﬃnely
nested loops surrounding array references in data-dominated applications. The approach identiﬁes
data reuse opportunities in terms of loop structure, and buﬀers repeatedly accessed data in local, fast
and less power consuming memories in the target platforms, in order to improve system performance
and reduce system power consumption. Following this data reuse approach, the number of data
reuse design options increases exponentially with the number of loop levels and the number of array
references. This motivates the design automation support for the eﬃcient exploration of the data
reuse design space for realistic algorithms.
Before making decisions on data reuse, an approach for evaluating data reuse options has been pro-
posed. The overheads caused by exploiting data reuse have been estimated in terms of on-chip memory
requirement and extra time for transferring data from oﬀ-chip memory to on-chip memory. The data
reuse has been characterized in the polyhedral domain and combined with a lattice-based memory
reuse method to obtain modular mappings for data reuse arrays. The generated address mappings
and initialization codes for the data reuse arrays complete the corresponding data reuse transformation.
It has been demonstrated that up to 40× (average 10×) reduction in the memory size compared with
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the directly derived mapping has been achieved by this approach in an FPGA-based platform. Also,
an experimentally veriﬁed power model has been proposed to estimate the dynamic power consump-
tion of diﬀerent data reuse options. The model provides relative power information that distinguishes
diﬀerent options and facilitates the decision making.
The search of the optimal data reuse design with the objective minimizing system power consumption
has been formulated as a NP-hard ILP problem. However, it has been shown that there is a corre-
spondence between this problem and the Multiple-Choice Knapsack Problem (MCKP); as a result,
algorithms used to solve the MCKP can be applied to this problem. The proposed approach ensures
that the optimal data reuse designs with the lowest power consumption are found and has been val-
idated by comparing the results obtained by the proposed approach and by actually implementing
experiments on three benchmarks in the FPGA-based platform.
Furthermore, the link between data reuse and loop-level parallelization has been discussed and ex-
ploited to optimize data locality and parallelism within a single step. The problem of improving the
system performance by combining data reuse with loop-level parallelization with respect to the on-chip
memory constraint has been formulated as an Integer Non-Linear Programming problem. By reveal-
ing its convex relaxation as a geometric program, the problem can be eﬃciently solved by an existing
branch and bound algorithm. The performance results from applying this approach to three bench-
marks demonstrate that the proposed framework has the ability to determine the performance-optimal
design, among all possible designs under the on-chip memory constraint. Performance improvements
up to 5.7 times have been achieved by the framework compared with the method that explores data
reuse and loop-level parallelization separately. The framework has been further extended to consider
the system energy as an objective. The power model has been integrated into the framework and the
geometric programming characteristic of the framework has been retained, and the problem has been
eﬃciently solved.
7.2 Future Work
This thesis has presented approaches for identifying data reuse opportunities, evaluating data reuse
options and making decisions on data reuse and loop parallelization. There are several ways in which
these approaches could be extended.
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7.2.1 Extending to Group Reuse and Inter-reuse
The data reuse approach proposed in this work targets self reuse and intra-reuse, and based on these
in the future it may be desirable to extend this approach to consider group reuse and inter-reuse (reuse
types and deﬁnition referred to Section 2.5.1). The main diﬀerence from the current work is how to
transfer data.
For group reuse, if multiple references to the same array access the same data set, then there may
be two possible ways to extend the current approach. One is to still introduce a data reuse array
in on-chip RAM for each reference and generate a code for transferring data individually, and then
combine the data transfer codes for the references to ensure that each datum is only accessed once from
oﬀ-chip memory. Another is that only one data reuse array is introduced for a group of references.
To provide parallel accesses required by multiple references, the data reuse array may be preferred to
be mapped onto registers. In this case, a further constraint on register utilization could be added to
the formulations in Chapter 5 and Chapter 6, probably combined with register-oriented work [BD05].
For inter-reuse within each data reuse array across multiple loop iterations, a buﬀer scheme like circle
buﬀer or shift buﬀer, or a control logic like in [GBN04] may be needed to determine which data
should be copied from the higher memory level, to manage data movement inside the reuse array and
data transfer between diﬀerent memory levels. This can further reduce oﬀ-chip memory accesses, but
increases overheads. A trade-oﬀ between power and performance needs to be considered.
These concerns aﬀect the approach for evaluating data reuse options. How to generate the address
mapping and the code for transferring data needs to be studied, when considering both group reuse
and inter-reuse.
7.2.2 Extending to Irregularly Nested Loops
Extension of the approaches for identifying and evaluating data reuse options to irregularly nested
loops is a large area of future research. The diﬃculty would be how to abstract the loop iteration
space and reuse vectors.
Considering non-aﬃnely parameterized loop nests, where some inner loop bounds are non-aﬃne func-
tions of outer loop iteration indices, if the data reuse levels are identiﬁed within all those loops that
have non-aﬃne loop bounds of outer loop indices, i.e. the inner loops corresponding to the data
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reuse levels are aﬃnely parameterized, then the approach in Chapter 4 still works without changes to
generate address mappings and data transfer codes for data reuse arrays.
Considering array indexing expressions containing non-aﬃne function of the enclosing loop indices, if
it is possible to move those loops that cause non-aﬃnity to outer loops and then data reuse levels are
identiﬁed within these loops, then the proposed approach also works for the inner loops.
In both cases above, application of the current approaches to irregularly nested loops depends on
isolating those loops that cause non-aﬃnity. Further research on detecting such possibilities and loop
transformations to make this valid needs to carry out. However, it may not be always possible to
move and isolate loops due to dependencies. Therefore, an in-depth study of data reuse exploration
for the general irregularly nested loops will be an interesting research area. The data reuse analysis
approach for irregularly accessed arrays [AC06] may be incorporated into this work.
7.2.3 Data Partitioning Method
In this framework, when considering loop-level parallelization, the buﬀered elements of an array ref-
erence are duplicated for all parallel segments. For some memory access patterns this may result
in unnecessary duplication of unaccessed data. The advantage of this simple data partition method
is that there are no additional overheads on logic controls for the data partition and communica-
tions between parallel segments. The disadvantage is that the data duplication may cause redundant
requirement of on-chip memories, resulting in suboptimal designs.
Therefore, in the future, the framework could be expanded with an optimized data partition method
to copy reused data only to those segments where they are accessed. This could cooperate with loop
transformations, such as strip-mining and permutation. The loop transformations will reorder the
iterations of a loop nest, such that loop iterations that access the same set of data execute as close
timing as possible on one processing unit. Then, the set of data will be buﬀered in the corresponding
memory bank accessed by the processing unit. The works [MC97] in the systolic array domain may
provide useful experience.
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7.2.4 Integrating the Framework into an Existing Hardware Compiler
The proposed framework could complement existing hardware compilers with data memory subsystem
optimization, as shown in Fig. 1.1. It is thus highly desirable to integrate the proposed approaches
into an existing hardware compiler.
Application of the proposed approaches to an algorithm is a source level transformation, including data
reuse transformation, which inserts on-chip data reuse arrays and data loading of the data reuse arrays
into the code and generates address mappings, and loop strip-mining transformation. The information
needed for the framework includes data (array) access pattern and loop parallelizability, which could
be obtained from existing data dependence analysis tools. For example, LooPo [oP] is an open source
tool to parallelize loop nests and generate the corresponding codes. It consists of syntax analysis, data
dependence analysis, scheduler, etc. The data dependence analysis and scheduler could provide the
information needed by the proposed framework. Therefore, LooPo could be seen as a frontend of the
proposed framework. Moreover, a code generator is needed, as a backend of the framework, to ﬁnish
the source level code transformations determined by the proposed approaches. ClooG [Bas04] is an
open source loop code generator. Given an iteration domain and structure parameters, it generates
a corresponding loop code. Therefore, if the decisions on data reuse and loop parallelization are
made and the corresponding domains of statement execution and loop iteration are described in the
polyhedral domain, then a code, like one for the full search motion estimation algorithm in Fig. ??
(Appendix 1), would be generated by the code generator.
7.2.5 Other Possible Work
In the approach for deriving a modular mapping, the memory reducing vectors have been obtained in
an orthogonal space, as discussed in Chapter 4. This is a suﬃcient condition for the obtained mapping
to be valid. It may be plausible to obtain a suﬃcient and necessary condition.
Also, data transfer between diﬀerent levels of the memory hierarchy could be optimized. For example,
four 8-bit data could be transferred in a 32-bit package. This is dependent on the bit width of diﬀerent
memory levels. If the bit width is available, then transferring packed data will reduce the number of
accesses to larger memory levels.
Since the proposed approaches have involved loop partition (strip-mining) to increase loop paral-
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lelism, these approaches could be also applied to environments such as run-time reconﬁguration or
software/hardware partitioning. That is, if the hardware resources are not enough to implement the
parallelized code, then either some partitions are implemented on hardware ﬁrst and then the hardware
will be reconﬁgured to implement other partitions, or some partitions are implemented on hardware
and others execute in software. The proposed integer geometric formulation may need extensions, in
order to be applicable to the diﬀerent environments.
In summary, the work in this thesis has essentially proposed a complete automation framework for
exploring data reuse and loop parallelization in hardware compilation. Based on this framework,
further development of varieties of the proposed approaches could be carried out.
Appendix A
A Complete Code Transformation of
the Full Search Motion Estimation
Algorithm
This appendix shows the generated code for the full search motion estimation (FSME) algorithm after
data reuse and loop parallelization transformation following the approaches proposed in this thesis
in an FPGA-based platform. The FSME is a classical algorithm of motion estimation that is an
important component in video processing [BK97], and its six-level loop nest is representative of the
deepest loop nest seen in practice.
The part of the FSME algorithm targeted by the approaches is shown in Fig. A.1 (a). The target
video frame size is QCIF (N = 144,M = 176), and the block size and reference window size used
in the algorithm are 4 × 4 pixels (B = 4) and 12 × 12 pixels (P = 4). The implemented algorithm
operates on luminance component of a video frame, i.e. each pixel is eight bits. The target platform
is based on a Xilinx XC2v8000 FPGA, which has 168 on-chip RAM blocks, and oﬀ-chip SRAM.
Following the approaches proposed in Chapter 3, Chapter 4 and Chapter 6, a performance-optimal
design is obtained. The code of this design is shown in Fig. A.1 (b). Data reuse arrays for the
arrays current and previous are introduced between loops x and y, and loop y is strip-mined into
44 segments. The modular mappings of the data reuse arrays are shown as well. The procedures for
loading data into the data reuse arrays are shown in Fig. A.1 (c) and (d), respectively.
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An implementation of the optimal design on the target FPGA-based platform running at 50 MHz
needs 8.03 ms to perform the motion estimation for a frame, while performing the same task by
implementing the FSME algorithm in a general-purpose computer with a 2.8 GHz CPU requires 270
ms.
Similarly, complete code transformations obtained by the proposed approaches for the performance-
optimal designs of the multiplication of two 64× 64 matrices (MAT64) and the Sobel edge detection
algorithm are shown in Fig. A.2 and Fig. A.3, respectively. The target platform is the same as above,
and the image size for the Sobel detection is QCIF and the mask size is 3× 3.
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Do x = 0, N/B-1
  Do y = 0, M/B-1
    Do i = 0, 2P
      Do j = 0, 2P
        Do k = 0, B-1
          Do l = 0, B-1
            … = current[(B*x+k)*M+B*y+l];
            … = previous[(B*x+i+k-P)*M+B*y+j+l-P];
               (a) Original code
Do x = 0, 35
  Load(RLcs, current);
  Load(RLps, previous);
  Doall y1 = 0, 43
    Do y2=y1, min(43, y1)  
      Do i = 0, 8
        Do j = 0, 8
          Do k = 0, 3
            Do l = 0, 3
              … = RLc        [k mod 4][l mod 4][y2 mod 44];
              … = RLp        [(i+k) mod 12][(4y2+j+l) mod 176];
(b) The code with data reuse arrays RLc        and 
RLp         and loop y strip-mined by 44
Do v1=0, 11
   Do v2=0, 175
      N2 = floor(11v1/12);
      N3 = floor(10N2/11);
      N4 = floor(N3/5);
      N5 = floor(N4/2);
      N6 = floor((175v2 + 4)/176);
      N7 = floor((N6 + 171)/175);
      hp = 176v1 + v2 - 2112N5 - 176N7 - 532
p = previous(704x + hp);
      Doall
RLp0 [v1][v2] = p;
RLp1 [v1][v2] = p;
RLp21 [v1][v2] = p;
      Enddoall
   Enddo
Enddo      
                 (d) Load(RLps, previous)
Do u1 = 0, 3
  Do u2 = 0, 3
    Do u3 = 0, 43 
       M3 = ceil(528u1/704);
       If (-3u1 + 4u2 + 4M3 >= 0 || -3u1 + 4u2 + 16u3 + 4M3 >= 0)
          M4 = floor(u1/4);
          M5 = floor(3u2/4);
          M6 = floor(M5/3);
          M7 = floor(43u3/44);
          M8 = floor(4M7/44);
          M9 = floor(3M8/4);
          M10 = floor(2M9/3);
          M11 = floor(M10/2);
          hc = 176u1 + u2 + 4u3 – 704M4 – 4M6 – 176M11;
       Else
          M4 = floor((175u1 + u2 + 4u3 + M3)/703);
          M5 = floor(3u2/4);
          M6 = floor(M5/3);
          M7 = floor(43u3/44);
          M8 = floor(4M7/44);
          M9 = floor(3M8/4);
          M10 = floor(2M9/3);
          M11 = floor(M10/2);
          hc = 176u1 + u2 + 4u3 – 704M4 – 4M6 – 176M11;
       Endif
c =  current(704x + hc);
Doall
RLc0 [u1][u2][u3] = c;
RLc1 [u1][u2][u3] = c;
RLc21 [u1][u2][u3] = c;
      Enddoall
    Enddo
  Enddo  
Enddo    
                   (c) Load(RLcs, current)
...
...
y1/2
y1/2
y1/2
y1/2
Figure A.1: The code of a performance-optimal design of FSME generated by the approaches proposed
in this thesis.
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Do i = 0, 63
  Do j = 0, 63
s = 0;
    Do m = 0, 63
s = s + A[i ][m] x B[m][j ];
    Enddo
C[i ][j ] = s;
  Enddo
Enddo
          (a) Original code
Load(RLA0s, A); 
Load(RLB0s, B);     
Doall i1 = 0, 4
   Doall j1 = 0, 15
      Do i2 = 13i1 to min( 63, 13(i1+1)-1 ) 
         Do j2 = 4j1 to min( 63,  4(j1+1)-1 )
si1j1 = 0;
            Do m = 0, 63
si1j1 = si1j1 + RLA0                [i2][m] x RLB0                [m][j2];
            Enddo
            Store(si1j1, C); 
         Enddo
      Enddo
   Enddoall
Enddoall
(b) The code with data reuse arrays RLA0                 and 
RLB0                 and loops i and j strip-mined by 5 and 16, 
respectively.
(16i1+j1)/2
Do u1 = 0, 63
  Do u2 = 0, 63
a = A[u1][u2];
     Doall
RLA00[u1][u2] = a;
RLA01[u1][u2] = a;
RLA039[u1][u2] = a;
     Enddoall
  Enddo
Enddo
(c) Load(RLA0s, A)
(16i1+j1)/2
(16i1+j1)/2
(16i1+j1)/2
...
Do v1 = 0, 63
  Do v2 = 0, 63
b = B[v1][v2];
     Doall
RLB00[v1][v2] = b;
RLB01[v1][v2] = b;
RLB039[v1][v2] = b;
     Enddoall
  Enddo
Enddo
(d) Load(RLB0s, B)
...
Figure A.2: The code of a performance-optimal design of MAT64 generated by the approaches pro-
posed in this thesis.
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Do x = 0, N-1
  Do y = 0, M-1
    Do i = 0, 2
      Do j = 0, 2
          sum = sum + image[(x+i-1)M+y+j-1] × mask[3i+j ];
               (a) Original code
...
Load(RLI0s, image); 
Load(RLM0s, mask);     
Doall x1 = 0, 5
   Doall y1 = 0, 3
      Do x2 = 24x1 to min( 143,  24(x1+1)-1 ) 
         Do y2 = 44y1 to min( 175, 44(y1+1)-1 )
           Do i = 0, 2
             Do j = 0, 2
               sumx1y1 = sumx1y1 + RLI0                [(x2+i-1)M+y2+j-1] × RLM0                [3i+j ];
             Enddo;
           Enddo;
         Enddo;
      Enddo;
   Enddoall;
Enddoall;
(b) The code with data reuse arrays RLI0                 and 
RLM0                 and loops x and y strip-mined by 6 and 4, respectively.
(4x1+y1)/2 (4x1+y1)/2
...
(4x1+y1)/2
(4x1+y1)/2
Do u1 = 0, 144*176
p = image[u1];
   Doall
RLI00 = p;
RLI01 = p;
RLI011 = p;
   Enddoall
Enddo
(c) Load(RLI0s, image)
Do v1 = 0, 8
m = mask[v1];
   Doall
RLM00 = m;
RLM01 = m;
RLM011 = m;
   Enddoall
Enddo
(d) Load(RLM0s, mask)
... ...
Figure A.3: The code of a performance-optimal design of the Sobel edge detection generated by the
approaches proposed in this thesis.
Appendix B
Abbreviations
FPGA: Field-Programmable Gate Array
ASIC: Application-Speciﬁc Integrated Circuit
HDL: Hardware Description Language
VHDL: VHSIC Hardware Description Language
RTL: Register Transfer Level
CSP: Communicating Sequential Process
FIFO: First In, First Out
VLSI: Very-Large-Scale Integration
TLM: Transaction-Level Modeling
CSE: Common Sub-expression Elimination
ALU: Arithmetic Logic Unit
EDIF: Electronic Design Interchange Format
DSP: Digital Signal Processing
RAM: Random Access Memory
SRAM: Static Random Access Memory
DRAM: Dynamic Random Access Memory
ROM: Read Only Memory
CAD: Computer Aided Design
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QCIF: Quarter Common Intermediate Format
CIF: Common Intermediate Format
MPT: Multi-Parametric Toolbox
PIP: Parametric Integer Programming
QSDPCM: Quadtree Structured Diﬀerence Pulse Code Modulation
NP-hard: Nondeterministic Polynomial-time hard
MCKP: Multiple-Choice Knapsack Problem
ILP: Integer Linear Programming
CMOS: Complementary Metal-Oxide-Semiconductor
SPM: Scratch-Pad Memory
DMA: Direct Memory Access
MHz: Million Hertz
mW: milli-Watts
dBm: The power ratio in decibels of the measured power referenced to one milli-Watt,
10log10(P/1mW )
INLP: Integer Non-Linear Programming
PU: Processing Unit
NLP: Non-Linear Programming
MINLP: Mixed-Integer Non-Linear Programming
GP: Geometric Program
IGP: Integer Geometric Program
ZBT: Zero-Bus Turnaround
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